3.3 V Dual Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator

Description

The MC100EPT23 is a dual differential LVPECL/LVDS/CML to LVTTL/LVCMOS translator. Because LVPECL (Positive ECL), LVDS, and positive CML input levels and LVTTL/LVCMOS output levels are used, only + 3.3 V and ground are required. The small outline 8-lead SOIC package and the dual gate design of the EPT23 makes it ideal for applications which require the translation of a clock or data signal.

The EPT23 is available in only the ECL 100K standard. Since there are no LVPECL outputs or an external V_{BB} reference, the EPT23 does not require both ECL standard versions. The LVPECL/LVDS inputs are differential. Therefore, the MC100EPT23 can accept any standard differential LVPECL/LVDS input referenced from a V_{CC} of + 3.3 V.

Features

- 1.5 ns Typical Propagation Delay
- Maximum Operating Frequency > 275 MHz
- LVPECL/LVDS/CML Inputs, LVTTL/LVCMOS Outputs
- 24 mA LVTTL Outputs
- Operating Range:
 - $V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V} \text{ with GND} = 0 \text{ V}$
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



ON Semiconductor®

www.onsemi.com







SOIC-8 NB D SUFFIX CASE 751-07 TSSOP-8 DT SUFFIX CASE 948R-02

MN SUFFIX CASE 506AA

MARKING DIAGRAMS*







A = Assembly Location

L = Wafer Lot Y = Year

W = Work Week

M = Date Code
■ = Pb-Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note <u>AND8002/D</u>.

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-----------------|------------------------|-----------------------|
| MC100EPT23DG | SOIC-8 NB (Pb-Free) | 98 Units/Tube |
| MC100EPT23DR2G | SOIC-8 NB (Pb-Free) | 2500/Tape & Reel |
| MC100EPT23DTG | TSSOP-8 (Pb-Free) | 100 Units/Tube |
| MC100EPT23DTR2G | TSSOP-8 (Pb-Free) | 2500/Tape & Reel |
| MC100EPT23MNR4G | DFN-8 (Pb-Free) | 1000/Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

1




Figure 1. Logic Diagram and 8-Lead Pinout

Table 1. PIN DESCRIPTION

| Pin | Function |
|--------------------------|---|
| Q0, Q1 | LVTTL/LVCMOS Outputs |
| D0**, D1** D0**, D1** | Differential LVPECL/LVDS/CML Inputs |
| V _{CC} | Positive Supply |
| GND | Ground |
| EP | (DFN-8 only) Thermal exposed pad must be connected to a sufficient thermal conduit. Electrically connect to the most negative supply (GND) or leave unconnected, floating open. |

^{**} Pins will default to $V_{\mbox{\footnotesize CC}}/2$ when left open.

Table 2. ATTRIBUTES

| Characteristics | Value | | | | |
|--|-------------------------------|--|--|--|--|
| Internal Input Pulldown Resistor | 50 kΩ | | | | |
| Internal Input Pullup Resistor | 50 kΩ | | | | |
| ESD Protection Human Body Model Machine Model Charged Device Model | > 1500 V > 100 V > 2 kV | | | | |
| Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) | Pb-Free Pkg | | | | |
| SOIC-8 NB TSSOP-8 DFN-8 | Level 1 Level 3 Level 1 | | | | |
| Flammability Rating Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in | | | | |
| Transistor Count | 91 Devices | | | | |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test | | | | | |

^{1.} For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
|-------------------|--|---------------------|---------------------|-------------|------|
| V _{CC} | Power Supply | GND = 0 V | | 3.8 | V |
| VI | Input Voltage | GND = 0 V | $V_{I} \leq V_{CC}$ | 3.8 | V |
| l _{out} | Output Current | Continuous Surge | | 50 100 | mA |
| T _A | Operating Temperature Range | | | -40 to +85 | °C |
| T _{stg} | Storage Temperature Range | | | -65 to +150 | °C |
| θЈА | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm | SOIC-8 NB | 190 130 | °C/W |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction-to-Case) | Standard Board | SOIC-8 NB | 41 to 44 | °C/W |
| θJA | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm | TSSOP-8 | 185 140 | °C/W |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction-to-Case) | Standard Board | TSSOP-8 | 41 to 44 | °C/W |
| θJA | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm | DFN-8 | 129 84 | °C/W |

Table 3. MAXIMUM RATINGS

| Symbol | Parameter Condition 1 Condition 2 | | Condition 2 | Rating | Unit |
|-------------------|---------------------------------------|---------------------|-------------|----------|------|
| T _{sol} | Wave Solder (Pb-Free) | <2 to 3 sec @ 260°C | | 265 | °C |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction-to-Case) | (Note 1) | DFN-8 | 35 to 40 | °C/W |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. JEDEC standard multilayer board – 2S2P (2 signal, 2 power)

Table 4. PECL DC CHARACTERISTICS (V_{CC} = 3.3 V, GND = 0 V (Note 1))

| | | | -40°C | | 25°C | | 85°C | | | | |
|--------------------|---|--------------|-------|------|--------------|-----|------|--------------|-----|------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{CCH} | Power Supply Current (Outputs set to HIGH) | 10 | 20 | 35 | 10 | 20 | 35 | 10 | 20 | 35 | mA |
| I _{CCL} | Power Supply Current (Outputs set to LOW) | 15 | 27 | 40 | 15 | 27 | 40 | 15 | 27 | 40 | mA |
| V _{IH} | Input HIGH Voltage | 2075 | | 2420 | 2075 | | 2420 | 2075 | | 2420 | mV |
| V _{IL} | Input LOW Voltage | 1355 | | 1675 | 1355 | | 1675 | 1355 | | 1675 | mV |
| V _{IHCMR} | Input HIGH Voltage Common Mode Range (Note 2) | 1.2 | | 3.3 | 1.2 | | 3.3 | 1.2 | | 3.3 | V |
| I _{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μΑ |
| I _{IL} | Input LOW Current D D | -150 -150 | | | -150 -150 | | | -150 -150 | | 0.5 | μΑ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 1. All values vary 1:1 with V_{CC}.
- V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

Table 5. LVTTL/LVCMOS OUTPUT DC CHARACTERISTICS (V_{CC} = 3.3 V, GND = 0.0 V, T_A = -40°C to 85°C)

| Symbol | Characteristic | Condition | Min | Тур | Max | Unit |
|-----------------|------------------------------|---------------------------|------|-----|-----|------|
| V _{OH} | Output HIGH Voltage | I _{OH} = -3.0 mA | 2.4 | | | V |
| V _{OL} | Output LOW Voltage | I _{OL} = 24 mA | | | 0.5 | V |
| los | Output Short Circuit Current | | -180 | | -50 | mA |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 6. AC CHARACTERISTICS (V_{CC} = 3.0 V to 3.6 V, GND = 0.0 V (Note 1))

| | | | –40°C | | | 25°C | | | 85°C | | |
|---|--|-----|----------------|-----------------|-----|----------------|-----------------|-----|-----------------|------------------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| f _{max} | Maximum Frequency (Figure 2) | 275 | 350 | | 275 | 350 | | 275 | 350 | | MHz |
| t _{PLH} , t _{PHL} | Propagation Delay to Output Differential (Note 2) | 1.1 | 1.5 | 1.8 | 1.1 | 1.5 | 1.8 | 1.1 | 1.5 | 1.8 | ns |
| t _{SK++} t _{SK} t _{SKPP} | Output-to-Output Skew++ Output-to-Output Skew Part-to-Part Skew (Note 3) | | 15 35 70 | 60 80 500 | | 15 40 70 | 70 80 500 | | 30 40 140 | 125 80 500 | ps |
| t _{JITTER} | Random Clock Jitter (RMS) (Figure 2) | | 5 | 10 | | 5 | 10 | | 5 | 10 | ps |
| V_{PP} | Input Voltage Swing (Differential Configuration) | 150 | 800 | 1200 | 150 | 800 | 1200 | 150 | 800 | 1200 | mV |
| t _r t _f | Output Rise/Fall Times (0.8 V – 2.0 V) Q, Q | 330 | 600 | 900 | 330 | 600 | 900 | 330 | 650 | 900 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 1. Measured with a 750 mV 50% duty-cycle clock source. $R_L = 500 \Omega$ to GND and $C_L = 20 pF$ to GND. Refer to Figure 3.
- 2. Reference ($V_{CC} = 3.3V \pm 5\%$; GND = 0 V)
- 3. Skews are measured between outputs under identical conditions.




Figure 2. Typical V_{OH} / Jitter Versus Frequency (25°C)





Figure 3. TTL Output Loading Used for Device Evaluation

Resource Reference of Application Notes

AN1405/D **ECL Clock Distribution Techniques** AN1406/D Designing with PECL (ECL at +5.0 V) AN1503/D ECLinPS™ I/O SPiCE Modeling Kit Metastability and the ECLinPS Family AN1504/D AN1568/D Interfacing Between LVDS and ECL The ECL Translator Guide AN1672/D AND8001/D Odd Number Counters Design AND8002/D Marking and Date Codes AND8020/D Termination of ECL Logic Devices AND8066/D Interfacing with ECLinPS AND8090/D - AC Characteristics of ECL Devices

PACKAGE DIMENSIONS


SOIC-8 NB CASE 751-07 **ISSUE AK**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
 6. 751–01 THRU 751–06 ARE OBSOLETE. NEW
- 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.

| | MILLIN | IETERS | INC | HES | |
|-----|--------|---------|-----------|-------|--|
| DIM | MIN | MIN MAX | | MAX | |
| Α | 4.80 | 5.00 | 0.189 | 0.197 | |
| В | 3.80 | 4.00 | 0.150 | 0.157 | |
| C | 1.35 | 1.75 | 0.053 | 0.069 | |
| D | 0.33 | 0.51 | 0.013 | 0.020 | |
| G | 1.27 | 7 BSC | 0.050 BSC | | |
| Н | 0.10 | 0.25 | 0.004 | 0.010 | |
| 7 | 0.19 | 0.25 | 0.007 | 0.010 | |
| K | 0.40 | 1.27 | 0.016 | 0.050 | |
| М | 0 ° | 8 ° | 0 ° | 8 ° | |
| N | 0.25 | 0.50 | 0.010 | 0.020 | |
| S | 5.80 | 6.20 | 0.228 | 0.244 | |


SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSSOP-8 CASE 948R-02 **ISSUE A**



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15

 (0.006) PER SIDE.

 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

 5. TERMINAL NUMBERS ARE SHOWN FOR

- PER SIDE.


 5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| | MILLIN | IETERS | INC | HES | |
|-----|--------|---------|-----------|-------|--|
| DIM | MIN | MIN MAX | | MAX | |
| Α | 2.90 | 3.10 | 0.114 | 0.122 | |
| В | 2.90 | 3.10 | 0.114 | 0.122 | |
| С | 0.80 | 1.10 | 0.031 | 0.043 | |
| D | 0.05 | 0.15 | 0.002 | 0.006 | |
| F | 0.40 | 0.70 | 0.016 | 0.028 | |
| G | 0.65 | BSC | 0.026 | BSC | |
| K | 0.25 | 0.40 | 0.010 | 0.016 | |
| L | 4.90 | BSC | 0.193 BSC | | |
| M | 0 ° | 6 ° | 0 ° | 6° | |

PACKAGE DIMENSIONS

DFN-8 2x2, 0.5P CASE 506AA **ISSUE F**



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ECLinPS is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative