

HMC625LP5 / 625LP5E

0.5 dB LSB GaAs MMIC 6-BIT DIGITAL VARIABLE GAIN AMPLIFIER, DC - 6 GHz





Typical Applications

The HMC625LP5(E) is ideal for:

- Cellular/3G Infrastructure
- WiBro / WiMAX / 4G
- Microwave Radio & VSAT
- Test Equipment and Sensors
- IF & RF Applications

Features

-13.5 to +18 Gain Control in 0.5 dB Steps

Power-up State Selection

High Output IP3: +33 dBm

TTL/CMOS Compatible


Serial, Parallel, or latched Parallel Control

±0.25 dB Typical Gain Step Error

Single +5V Supply

32 Lead 5x5mm SMT Package: 25mm²

Functional Diagram



General Description

The HMC625LP5(E) is a digitally controlled variable gain amplifier which operates from DC to 6 GHz, and can be programmed to provide anywhere from 13.5 dB attenuation, to 18 dB of gain, in 0.5 dB steps. The HMC625LP5(E) delivers noise figure of 6 dB in its maximum gain state, with output IP3 of up to +33 dBm in any state. The dual mode control interface is CMOS/TTL compatible, and accepts either a three wire serial input or a 6 bit parallel word. The HMC625LP5(E) also features a user selectable power up state and a serial output port for cascading other Hittite serial controlled components. The HMC625LP5(E) is housed in a RoHS compliant 5x5 mm QFN leadless package, and requires no external matching components.


Electrical Specifications, $T_A = +25^{\circ}$ C, 50 Ohm System, Vdd= +5V, Vs= +5V

Parameter	Frequency	Min.	Тур.	Max.	Units
Gain (Maximum Gain State)	DC - 3.0 GHz 3.0 - 6.0 GHz	13 5	18 13		dB dB
Gain Control Range			31.5		dB
Input Return Loss	DC - 6.0 GHz		15		dB
Output Return Loss	DC - 6.0 GHz		12		dB
Gain Accuracy: (Referenced to Maximum Gain State) All Gain States	DC - 0.8 GHz 0.8 - 6.0 GHz	± (0.10 + 5% of Gain Setting) Max. ± (0.30 + 3% of Gain Setting) Max.		dB dB	
Output Power for 1dB Compression	DC - 3.0 GHz 3.0 - 6.0 GHz	16 13	19 16		dBm
Output Third Order Intercept Point (Two-Tone Input Power= 0 dBm Each Tone)	DC - 6.0 GHz		33		dBm
Noise Figure	DC - 6.0 GHz		6		dB
Supply Current (Idd)	DC - 6.0 GHz	60	88	100	mA







Maximum Gain vs. Frequency



Normalized Attenuation [2] (Only Major States are Shown)




Input Return Loss [1] (Only Major States are Shown)




Output Return Loss [1]






Input Return Loss [2] (Only Major States are Shown)



Output Return Loss [2] (Only Major States are Shown)




- [1] Tested with broadband bias tee on RF ports and C1 = 10,000pF
- [2] C1, C6 and C8 = 100pF, L1 = 24nH







Bit Error vs. Frequency [2] (Only Major States are Shown)




Bit Error vs. Attenuation State [2]



Normal Relative Phase vs. Frequency [2] (Only Major States are Shown)



Step Error vs. Frequency [2] (Only Major States are Shown)



^[1] Tested with broadband bias tee on RF ports and C1 = 10,000pF [2] C1, C6 and C8 = 100pF, L1 = 24nF






Serial Control Interface

The HMC625LP5(E) contains a 3-wire SPI compatible digital interface (SERIN, CLK, LE). It is activated when P/S is kept high. The 6-bit serial word must be loaded MSB first. The positive-edge sensitive CLK and LE requires clean transitions. If mechanical switches were used, sufficient debouncing should be provided. When LE is high, 6-bit data in the serial input register is transferred to the attenuator. When LE is high CLK is masked to prevent data transition during output loading.


When P/S is low, 3-wire SPI interface inputs (SERIN, CLK, LE) are disabled and serial input register is loaded asynchronously with parallel digital inputs (D0-D5). When LE is high, 6-bit parallel data is transferred to the attenuator.

For all modes of operations, the DVGA state will stay constant while LE is kept low.



Parameter	Тур.
Min. serial period, t _{sck}	100 ns
Control set-up time, t _{cs}	20 ns
Control hold-time, t _{CH}	20 ns
LE setup-time, t _{LN}	10 ns
Min. LE pulse width, t _{LEW}	10 ns
Min LE pulse spacing, t _{LES}	630 ns
Serial clock hold-time from LE, $t_{\rm CKN}$	10 ns
Hold Time t _{PH}	0 ns
Latch Enable Minimum width, t _{LEN}	10 ns
Setup Time, t _{PS}	2 ns

Timing Diagram (Latched Parallel Mode)



Parallel Mode (Direct Parallel Mode & Latched Parallel Mode)

Note: The parallel mode is enabled when P/S is set to low.

Direct Parallel Mode - The attenuation state is changed by the Control Voltage Inputs directly. The LE (Latch Enable) must be at a logic high to control the attenuator in this manner.

Latched Parallel Mode - The attenuation state is selected using the Control Voltage Inputs and set while the LE is in the Low state. The attenuator will not change state while LE is Low. Once all Control Voltage Inputs are at the desired states the LE is pulsed. See timing diagram above for reference.





Power-Up States

If LE is set to logic LOW at power-up, the logic state of PUP1 and PUP2 determines the power-up state of the part per PUP truth table. If the LE is set to logic HIGH at power-up, the logic state of D0-D5 determines the power-up state of the part per truth table. The DVGA latches in the desired power-up state approximately 200 ms after power-up.

Power-On Sequence

The ideal power-up sequence is: GND, Vdd, digital inputs, RF inputs. The relative order of the digital inputs are not important as long as they are powered after Vdd / GND

Absolute Maximum Ratings

11.5 dBm (T = 85 °C)
-0.5 to Vdd +0.5V
5.6V
5.5V
150 °C
0.98 W
66.3 °C/W
-65 to +150 °C
-40 to +85 °C

^[1] At max gain settling

Bias Voltage

Vdd (V)	Idd (Typ.) (mA)
5V	2
Vs (V)	Is (Typ.) (mA)
5V	86

ELECTROSTATIC SENSITIVE DEVICE OBSERVE HANDLING PRECAUTIONS

PUP Truth Table

LE	PUP1	PUP2	Gain Relative to Maximum Gain
0	0	0	-31.5
0	1	0	-24
0	0	1	-16
0	1	1	Insertion Loss
1	Х	Х	0 to -31.5 dB

Note: The logic state of D0 - D5 determines the power-up state per truth table shown below when LE is high at power-up.

Truth Table

D4						
	D3	D2	D1	D0	Relative to Maximum Gain	
High	High	High	High	High	0 dB	
High	High	High	High	Low	-0.5 dB	
High	High	High	Low	High	-1 dB	
High	High	Low	High	High	-2 dB	
High	Low	High	High	High	-4 dB	
Low	High	High	High	High	-8 dB	
High	High	High	High	High	-16 dB	
Low	Low	Low	Low	Low	-31.5 dB	
	High High High Low High	High High High High High Low Low High High High	High High High High High Low High Low High Low High High High High High	High High High High High High Low High High High High High	High High High Low High High Low High High High Low High High Low High High High Low High High Low High High High Low High High High High High High High	

Any combination of the above states will provide a reduction in gain approximately equal to the sum of the bits selected.


Control Voltage Table

State	Vdd = +3V	Vdd = +5V
Low	0 to 0.5V @ <1 μA	0 to 0.8V @ <1 μA
High	2 to 3V @ <1 μA	2 to 5V @ <1 μA





Outline Drawing



- 1. LEADFRAME MATERIAL: COPPER ALLOY
- 2. DIMENSIONS ARE IN INCHES [MILLIMETERS]
- 3. LEAD SPACING TOLERANCE IS NON-CUMULATIVE.
- 4. PAD BURR LENGTH SHALL BE 0.15mm MAXIMUM. PAD BURR HEIGHT SHALL BE 0.05mm MAXIMUM.
- 5. PACKAGE WARP SHALL NOT EXCEED 0.05mm.
- 6. ALL GROUND LEADS AND GROUND PADDLE MUST BE SOLDERED TO PCB RF GROUND.
- 7. REFER TO HITTITE APPLICATION NOTE FOR SUGGESTED LAND PATTERN.

Package Information

Part Number	Package Body Material	Lead Finish	MSL Rating	Package Marking [3]
HMC625LP5	Low Stress Injection Molded Plastic	Sn/Pb Solder	MSL1 [1]	H625 XXXX
HMC625LP5E	RoHS-compliant Low Stress Injection Molded Plastic	100% matte Sn	MSL1 [2]	H625 XXXX

- [1] Max peak reflow temperature of 235 $^{\circ}\text{C}$
- [2] Max peak reflow temperature of 260 °C
- [3] 4-Digit lot number XXXX

Pin Descriptions


Pin Number	Function	Description	Interface Schematic
1	AMPIN	This pin is DC coupled. An off chip DC blocking capacitor is required.	AMPOUT
29	AMPOUT	RF output and DC bias (Vcc) for the output stage of the amplifier.	=
2, 3, 13, 28, 30 - 32	GND	These pins and package bottom must be connected to RF/DC ground.	GND =
4, 12	ATTIN, ATTOUT	These pins are DC coupled and matched to 50 Ohms. Blocking capacitors are required. Select value based on lowest frequency of operation.	ATTIN, O ATTOUT
5 - 10	ACG1 - ACG6	External capacitors to ground is required. Select value for lowest frequency of operation. Place capacitor as close to pins as possible.	





Pin Descriptions

Pin Number	Function	Description	Interface Schematic
11	N/C	The pins are not connected internally; however, all data shown herein was measured with these pins connected to RF/DC ground externally.	
14	SEROUT	Serial input data delayed by 6 clock cycles.	Vdd O SEROUT
15, 16	PUP2, PUP1		Vdd O
18 - 23	D5, D4, D3, D2, D1, D0		SERIN
24	P/S		PUP2, PUP1 D0-D5
25	CLK		P/S
26	SERIN		CLK LE
27	LE		
17	Vdd	Supply Voltage	








Evaluation PCB

0.5 dB LSB GaAs MMIC 6-BIT DIGITAL VARIABLE GAIN AMPLIFIER, DC - 6 GHz



List of Materials for Evaluation PCB 116960 [1]

Item	Description	
J1 - J2	PCB Mount SMA Connector	
J3	18 Pin DC Connector	
J4 - J6	DC Pin	
C1 - C9	100 pF Capacitor, 0402 Pkg.	
C11 - C12	1000 pF Capacitor, 0402 Pkg.	
C14	2.2 µF Capacitor, CASE A Pkg.	
R1 - R14	100 kOhm Resistor, 0402 Pkg.	
R15	1.8 Ohm Resistor, 1206 Pkg.	
SW1, SW2	SPDT 4 Position DIP Switch	
L1	24 nH Inductor, 0603 Pkg.	
U1	HMC625LP5(E) Variable Gain Amplifier	
PCB [2]	116958 Evaluation PCB	

[1] Reference this number when ordering complete evaluation PCB

[2] Circuit Board Material: Arlon 25FR

The circuit board used in the application should use RF circuit design techniques. Signal lines should have 50 Ohm impedance while the package ground leads and exposed paddle should be connected directly to the ground plane similar to that shown. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Hittite upon request.