

## NB9C' & : Ua ]`mcZA ]WcWcbhfc``Yfg

# N & \$\*(&A7I

### DfcXiWiGdYWJZJWUhjcb

PS039201-0217

PRELIMINARY



Copyright ©2017 Zilog<sup>®</sup>, Inc. All rights reserved. www.zilog.com



### K Ufb]b[. DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

#### @ 9 GI DDCFH DC @ 7 M

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

### 5g'i gYX'\ YfY]b

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

#### 8 c Wia Ybhi8 ]g WUja Yf

©2017 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

ZNEO32! is a trademark or registered trademark of Zilog, Inc. All other product or service names are the property of their respective owners.



# **Revision History**

Each instance in this document's revision history reflects a change from its previous edition. For more details, refer to the corresponding page(s) or appropriate links furnished in the table below.

8 UHY	FYj ]g]cb @⁄j Ƴ	8 YgW]dh]cb	D <b>Ų</b> Y
Feb 2017	01	Original issue.	



# %<sup>r</sup> Cj Yfj ]Yk <sup>·</sup>

## =blfcXiWFjcb

Zilog's Z32F0642 microcontroller, a member of the ZNEO32! Family of microcontrollers, is a cost-effective and high performance 32-bit microcontroller that is ideal for use in motor applications.

This Z32F0642 MCU offers 3-phase PWM generator units which are suitable for inverter motor drive systems. A built-in 3-phase PWM generator controls one inverter motor. One 12-bit high speed ADC unit with 12-channel analog multiplexed inputs is included to gather feedback from the motor. This MCU can control up to one inverter motor. Multiple powerful external serial interfaces help communicate with on-board sensors and devices.

Z32F0642 Block Diagram **Core and Memory System Control Units** ARM Cortex M0 Processor MOSC SOSC Up to 40MHz 32.768kHz 4~16MHz Code Flash HSI LSI 64/32KB 40MHz 40kHz VDC Internal SRAM NVIC POR 4КВ 1.8V SWD Debug Interface **Boot ROM** WDT, FRT LVD(BOD) Advanced High Performance Bus (AHB) Advanced Peripheral Bus (APB) **Serial Interfaces** I/O Ports **Timers Analog Interfaces** SPI 16- bit Timer/Counter General Purpose I/O 12- bit ADC 1-ch 4-ch 1-unit 12C Motor PWM 1.0Msps **External Interrupts** 1-ch 1-ch UART **Reset Pin** 2-ch

Figure 1-1 shows a block diagram of the Z32F0642 MCU.

: ][ i fY'%/%6`cW\_'8 ]U[ fUa '







:][ifY'%1&'D]b'@Umcihifl@E:D!'&L'







:][ifY`%L'`D]b`@Umcihifl@E:D!(, 분



## DfcXiWhi:YUhifYg<sup>·</sup>

The Z32F0642 MCU offers the following features:

- High performance, low-power Cortex-M0 core
- 64 KB code Flash memory
  - Endurance : 10,000 times at room temperature
  - Retention : 10 years
- 4 KB SRAM
- General Purpose I/O (GPIO)
  - 44 ports (PA[15:0], PB[7:0], PC[15:0], PD[3:0]) : 48-Pin
  - 30Ports (PA[9:0], PB[7:0], PC[1:0], PC[8:7], PC[15:10], PD[3:2]) : 32-Pin
- 3-phase Motor PWM (MPWM) with ADC triggering function
- 1-channel
- 1 MSPS high-speed 12-bit ADC with sequential conversion function
  - 12-channel : 48-Pin
  - 10-channel : 32-Pin
- Timer
  - 16-bit 4-channel
- Free Run Timer (FRT)
  - 32-bit 1-channel
- Watchdog Timer (WDT)
  - 32-bit 1-channel
- External communication ports:
  - 2-channel UARTs
  - 1-channel I<sup>2</sup>C
  - 1-channel SPI
- Hardware Divider (DIV64)
- On-chip RC-oscillator
  - HSI : 40 MHz(±3% @-40 ~ +105℃)
  - LSI : 40 kHz(±20% @-40 ~ +105℃)
- System fail-safe function by clock monitoring
- XTAL OSC fail monitoring
- Power on reset
- Programmable low voltage detector (brown-out detector)
- Debug and emergency stop function
- SWD debugger
- Supports UART and SPI ISP
- Power down mode
  - IDLE, STOP1, STOP2 modes
- Sub-active mode
  - System used external 32.768 kHz crystal or system used internal 40 kHz LSI
- Operating frequency
  - 40 kHz ~ 40 MHz



- External 32.768 kHz crystal
- Operating voltage
   2.2 V ~ 5.5 V
- Two package options:
  - LQFP-32
  - LQFP-48

Table 1-1 lists the device information.

#### HUV`Y`%3%8 Yj ]WY`HmdY`

DUfhBi a VYf	:`Ug\`	GF5A <sup>·</sup>	I 5FH	GD≓	= <b>8</b> 7 <sup>·</sup>	A DK A	587 <sup>°</sup>	#C`Dcfhg`	duw_u[ y:
Z32F06423AKE	64KB	4KB	2	1	1	1	1-unit 10 ch	30	LQFP-32
Z32F06423AEE	64KB	4KB	2	1	1	1	1-unit 12 ch	44	LQFP-48



## 5 f W( ]hYW/i f Y'

Figure 1-4 shows the block diagram of the Z32F0642 MCU.



:][ifY'%{('6`cW\_'8]U[fUa'



## :ibWijcbU`8YgWijdhjcb`

The following section provides an overview of the features of the Z32F0642 microcontroller.

### 5 F A '7 c f hYI ! A \$'

- ARM powered Cortex-M0 core based on ARMv6M architecture which is optimized for small size and low power systems
- On-core system timer (SYSTICK) provides a simple 24-bit timer that makes it easy to manage the system operation
- Thumb-compatible Thumb-2 only instruction set processor core makes code high-density
- Hardware division and single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC) provides deterministic interrupt handling
- SWD debugging features
- Max 40 MHz operating frequency with one wait execution

### BYghYX`JYWrcf!=bhYffidhi7cblfc``Yf`fBJ=7Ł`

- The ARM Nested Vectored Interrupt Controller (NVIC) on the ARM Cortex-M0 core handles all
  internal and external exceptions. When an interrupt condition is detected, the processor state is
  automatically stored to the stack and automatically restored from the stack at the end of the
  interrupt service routine
- The vector is fetched in parallel to the state saving, which enables efficient interrupt entry
- The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoring

### \*(#&?6`=bhYfbU`7cXY`:`Ug\`AYacfmi

- The Z32F0642 MCU provides internal 64/32KB code Flash memory and its controller. This is sufficient to program motor algorithms and generally control the system. Self-programming is available and ISP and SWD programming is also supported in boot or debugging mode.
- Instruction and data cache buffers are available and overcome the low bandwidth Flash memory. The CPU can access Flash memory with one wait state up to 40 MHz bus frequency.

### (?6`\$!kU]hi=bhYfbU`GF5A`

• On chip 4 KB 0-wait SRAM can be used for working memory space and program code can be loaded on this SRAM.

### 6cch@c[]W

• The smart boot logic supports Flash programming. The Z32F0642 MCU can be accessed by the external boot pin and UART and SPI programming are available in Boot mode. UART0 or SPI is used in boot mode communication.

### GmghYa '7 cb/fc``l b]hifG7 l Ł

• The SCU block manages internal power, clock, reset, and operation modes. It also controls analog blocks (Oscillator Block, VDC and BOD (LVD)).

### '&!V]hK UhW Xc[ `H]a Yf fK 8 HL

• The watchdog timer performs the system monitoring function. It generates an internal reset or



interrupt to notice abnormal status of the system.

### Ai`h]!difdcgY'% !V]hH]a Yf

- Four-channel 16-bit general purpose timers support the following functions:
  - Periodic timer mode
  - Counter mode
  - PWM mode
  - Capture mode
- Built-in timer also supports counter-synchronization mode, which can generate synchronized waves and timing.

### Achcf<sup>`</sup>DK A<sup>'</sup>; YbYf**Uh**cf<sup>'</sup>

- 3-phase Motor PWM Generator is implemented. 16-bit up/down counter with prescaler supports triangular and saw tooth waveform
- The PWM has the ability to generate an internal ADC trigger signal to measure the signal on time
- Dead time insertion and emergency stop functionality help the chip and system maintain safety conditions

### GYf]U`DYf]d\ YfU`=bhYfZJWY`fGD=L`

• Synchronous serial communication is provided with the SPI block. The Z32F0642 MCU has a 1channel SPI module. Boot mode uses this SPI block to download the Flash program.

### =bhYf!=bhY[ fUhYX`7 ]fWi ]hi=bhYfZJWY`fl<sup>e</sup>7 Ł`

 The Z32F0642 MCU has a 1-channel I<sup>2</sup>C block and it supports up to 400 kHz I<sup>2</sup>C communication. Master and the Slave modes are supported.

### Ib]jYfgU`5gmbW(fcbcig`FYWY]jYf#HfUbga]hhYf`fI5FHL`

 The Z32F0642 MCU has a 2-channel UART block. For accurate baud rate control, a fractional baud rate generator is provided.

### ;YbYfU`DCFH`**#**Cg`

- 16-bit PA, 8-bit PB, 16-bit PC, and 4-bit PD ports are available and provide the following functionality:
  - General I/O port
  - Independent bit set/clear function
    - External interrupt input port
      - Programmable pull-up and open-drain selection
      - On-chip input debounce filter

### %&V]h5bUc[!hc!8][]hU7cbjYfhYff587Ł

• One built-in ADC unit can convert analog signal up to 1 MSPS (sample per second) conversion rate. The 12-channel analog MUX provides various combinations from external analog signals.

### 

• The divider module provides a hardware divider with the ability to accelerate complicated



-

calculations. This divider is a sequential 64-bit/32-bit divider that requires 32 clock cycles for one operation.

## D]b<sup>·</sup>8 YgW]dh]cb<sup>·</sup>

The pin configurations listed in Table 1-2 contain two pairs of power/ground pins and other dedicated pins. These multi-function pins provide four selections of functions including GPIO. The configuration, including pin ordering, can be changed without notice.

Р	in No	Pin Name	Туре	Description	Remark
LQFP-48	LQFP-32				
1		PD0	IOUS	PORT D Bit 0 Input/Output	
1	-	SS	I/O	SPI Channel Slave Select In/Out	
2		PC4	IOUS	PORT C Bit 4 Input/Output	
2 -		TOIO	I/O	Timer 0 Input/Output	
		PC5	IOUS	PORT C Bit 5 Input/Output	
3	-	RXD1	1	Uart RXD1 Input	
		T1IO	I/O	Timer 1 Input/Output	
		PC6	IOUS	PORT C Bit 6 Input/Output	
4	-	TXD1	0	Uart TXD1 Output	
		T2IO	I/O	Timer 2 Input/Output	
F	2	PB7	IOUS	PORT B Bit 7 Input/Output	
5	3	OVIN	I	PWM Over-voltage input signal	
C	4	PB6	IOUS	PORT B Bit 6 Input/Output	
6	4	PRTIN	1	PWM Protection Input signal	
-	-	PB5	IOUS	PORT B Bit 5 Input/Output	
7	5	MPWMWL	0	MPWM WL Output	
0	C	PB4	IOUS	PORT B Bit 4 Input/Output	
8 6		MPWMWH	0	MPWM WH Output	
		PB3	IOUS	PORT B Bit 3 Input/Output	
9	7	MPWMVL	0	MPWM VL Output	
		MISO	I/O	SPI Channel Master In / Slave Out	
		PB2	IOUS	PORT B Bit 2 Input/Output	
10	8	MPWMVH	0	MPWM VH Output	
		MOSI	I/O	SPI Channel Master Out / Slave In	
		PB1	IOUS	PORT B Bit 1 Input/Output	
11	9	MPWMUL	0	MPWM UL Output	
		SCK	I/O	SPI Channel CLK In / Out	
		PB0	IOUS	PORT B Bit 0 Input/Output	
12	10	MPWMUH	0	MPWM UH Output	
		SS	I/O	SPI Channel Slave Select In / Out	
10		PC14	IOUS	PORT C Bit 14 Input/Output	
13	11	RXD0	1	Uart RXD0 Input	
	_	PC15	IOUS	PORT C Bit 15 Input/Output	
14	12	TXD0	0	Uart TXD0 Output	
		PC11	IOUS	PORT C Bit 11 Input/Output	
15	13	воот	IU	Boot mode Selection Input	Pull-up
		TOIO	1/0	Timer 0 Input/Output	
_		PC9	IOUS	PORT C Bit 9 Input/Output	
16	-	CLKO	0	System Clock Output	

#### HUV`Y`%&`D]b`8 YgW]dh]cb`



17	-	PC3	IOUS	PORT C Bit 3 Input/Output	
18	-	PC2	IOUS	PORT C Bit 2 Input/Output	
19	-	GND	Р	GND	
20	-	VDD	Р	VDD	
	14	PC0	IOUS	PORT C Bit 0 Input/Output	
21		SWCLK	1	SWD Clock Input	Pull-u
		RXD1	1	Uart1 RXD1 Input	
		PC1	IOUS	PORT C Bit 1 Input/Output	
22	15	SWDIO	I/O	SWD Data Input/Output	Pull-u
		TXD1	0	Uart1 TXD1 Output	
		PC7	IOUS	PORT C Bit 7 Input/Output	
23	16	SCL	I/O	I <sup>2</sup> C Channel SCL In/Out	
		T3IO	I/O	Timer 3 Input/Output	
		PC8	IOUS	PORT C Bit 8 Input/Output	
24	17	SDA	I/O	I <sup>2</sup> C Channel SDA In/Out	
		PA12	IOUS	PORT A Bit 12 Input/Output	
25	-	TOIO	I/O	Timer 0 Input/Output	
		PA13	IOUS	PORT A Bit 13 Input/Output	
26	-	T1IO	1/0	Timer 1 Input/Output	
		PA14	IOUS	PORT A Bit 14 Input/Output	
27	-	T2IO	1/0	Timer 2 Input/Output	
		PA15	IOUS	PORT A Bit 15 Input/Output	
28	-	T3IO	1/0	Timer 3 Input/Output	
		PAO	IOUS	PORT A Bit 0 Input/Output	
29	18	T2IO	1/0	Timer 2 Input/Output	
		AINO	IA	Analog Input 0	
		PA1	IOUS	PORT A Bit 1 Input/Output	
30	19	T3IO	1/0	Timer 3 Input/Output	
50		AIN1	IA	Analog Input 1	
		PA2	IOUS	PORT A Bit 2 Input/Output	
		SS	1/0	SPI Channel Slave Select In / Out	
31	20	WDTO	0	Watchdog Timer Overflow Output	
		AIN2	IA	Analog Input 2	
		PA3	IOUS	PORT A Bit 3 Input/Output	
		SCK	1/0	SPI Channel CLK In / Out	
32	21	STBO	0	Power Down Mode Output	-
		AIN3	IA	Analog Input 3	
		PA4	IOUS	PORT A Bit 4 Input/Output	
33	22	AIN4	IA		-
				Analog Input 4	
34	23	PA5	IOUS	PORT A Bit 5 Input/Output	
		AIN5	IA	Analog Input 5	
25		PA6	IOUS	PORT A Bit 6 Input/Output	
35	24	TOIO	1/0	Timer 0 Input/Output	
		AIN6	IA	Analog Input 6	
25		PA7	IOUS	PORT A Bit 7 Input/Output	
36	25	T1I0	1/0	Timer 1 Input/Output	
		AIN7	IA	Analog Input 7	_
		PA8	IOUS	PORT A Bit 8 Input/Output	_
37	26	T2IO	1/0	Timer 2 Input/Output	
	-	TOIO	I/O	Timer 0 Input/Output	
		AIN8	IA	Analog Input 8	_
38	27	PA9	IOUS	PORT A Bit 9 Input/Output	_
		T3IO	I/O	Timer 3 Input/Output	1



		T1IO	I/O	Timer 1 Input/Output	
		AIN9	IA	Analog Input 9	
20		PA10	IOUS	PORT A Bit 10 Input/Output	
39	-	AIN10	IA	Analog Input 10	
10		PA11	IOUS	PORT A Bit 11 Input/Output	
40	-	AIN11	IA	Analog Input 11	
	20	PC10	IOUS	PORT C Bit 10 Input/Output	
41	28	nRESET	IU	External Reset Input	Pull-up
42	29	VDD	Р	VDD	
43	30	GND	Р	GND	
		PC13	IOUS	PORT C Bit 13 Input/Output	
44	31	T2IO	I/O	Timer 2 Input/Output	
		XOUT	OA	External Crystal Oscillator Output	
		PC12	IOUS	PORT C Bit 12 Input/Output	
45	32	T3IO	I/O	Timer 3 Input/Output	
		XIN	IA	External Crystal Oscillator Input	
		PD3	IOUS	PORT D Bit 3 Input/Output	
46	1	MISO	I/O	SPI Channel Master In / Slave Out	
40	T	SDA	I/O	I <sup>2</sup> C Channel SDA In/Out	
		SXIN	I	External Crystal Sub Oscillator Input	
		PD2	IOUS	PORT D Bit 2 Input/Output	
47	2	MOSI	I/O	SPI Channel Master Out / Slave In	
47	2	SCL	I/O	I <sup>2</sup> C Channel SCL In/Out	
		SXOUT	OA	External Crystal Sub Oscillator Output	
48		PD1	IOUS	PORT D Bit 1 Input/Output	
48	-	SCK	I/O	SPI Clock Input/Output	

Notation: I=Input, O=Output, U=Pull-up, D=Pull-down,

S=Schmitt-Trigger Input Type, C=CMOS Input Type, A=Analog, P=Power

Pin order may be changed with revision notice



## A Ya cfmA Ud'





:][ifY`%] `A Ya cfmA Ud`



# &" 7 DI <sup>-</sup>

## 7 cfhYl !A \$ 7 cfY

The CPU core is supported by the ARM Cortex-M0 processor, which provides a high-performance, low-cost platform. To learn more about Cortex M0, refer to document number DDI0432C from ARM.

## ≠bhYffidh7cblfc``Yf

Table 2-1 shows the Interrupt Vector Map.

Priority	Vector Address	Interrupt Source
-16	0x0000_0000	Stack Pointer
-15	0x0000_0004	Reset Address
-14	0x0000_0008	NMI Handler
-13	0x0000_000C	Hard Fault Handler
-12	0x0000_0010	MPU Fault Handler
-11	0x0000_0014	BUS Fault Handler
-10	0x0000_0018	Usage Fault Handler
-9	0x0000_001C	
-8	0x0000_0020	
-7	0x0000_0024	Reserved
-6	0x0000_0028	
-5	0x0000_002C	SVCall Handler
-4	0x0000_0030	Debug Monitor Handler
-3	0x0000_0034	Reserved
-2	0x0000_0038	PenSV Handler
-1	0x0000_003C	SysTick Handler
0	0x0000_0040	LVDFAIL
1	0x0000_0044	SYSCLKFAIL
2	0x0000_0048	MOSCFAIL
3	0x0000_004C	SOSCFAIL
4	0x0000_0050	WDT
5	0x0000_0054	TIMERO
6	0x0000_0058	TIMER1
7	0x0000_005C	TIMER2
8	0x0000_0060	TIMER3
9	0x0000_0064	FRT
10	0x0000_0068	GPIOAE

#### HUV`Y`&!%=bhYffidh'JYWhcf`AUd`

.



#### DfcXiWhiGdYWjZjWUhjcb

11	0x0000_006C	GPIOAO
12	0x0000_0070	GPIOBE
13	0x0000_0074	GPIOBO
14	0x0000_0078	GPIOCE
15	0x0000_007C	GPIOCO
16	0x0000_0080	GPIODE
17	0x0000_0084	GPIODO
18	0x0000_0088	MPWM
19	0x0000_008C	MPWMPROT
20	0x0000_0090	MPWMOVV
21	0x0000_0094	12C
22	0x0000_0098	SPI
23	0x0000_009C	UARTO
24	0x0000_00A0	UART1
25	0x0000_00A4	ADC
26	0x0000_00A8	
27	0x0000_00AC	
28	0x0000_00B0	Deserved
29	0x0000_00B4	Reserved
30	0x0000_00B8	
31	0x0000_00BC	

#### BchY.

Each interrupt has an associated priority-level register. Each of them is 2 bits wide, occupying the two MSBs of the Interrupt Priority Level registers. Each Interrupt Priority Level register occupies 1 byte (8 bits). NVIC registers in the Cortex-M0 processor can only be accessed using word-size transfers, so for each access, four Interrupt Priority Level registers are accessed at the same time.

•



•

# '" 6cchAcXY

## 6 cchA cXY<sup>·</sup>D]bg<sup>·</sup>

The Z32F0642 MCU has a Boot mode option to program internal Flash memory. Enter Boot mode by setting the BOOT pin to 'L' at reset timing. (Normal state is 'H').

Boot mode supports UART boot and SPI boot. UART boot uses the UART0 port, and SPI boot uses SPI. The pins for Boot mode are listed in Table 3-1.

6`cW_ <sup>·</sup>	D]b <sup>·</sup> BUaY	8]f	8 Yg₩]dh]cb <sup>°</sup>
SYSTEM	nRESET/PC10	I	Reset Input signal
STSTEM	BOOT/PC11	-	'0' to enter Boot mode
	RXD0/PC14	-	UART Boot Receive Data
UART0	TXD0/PC15	0	UART Boot Transmit Data
	SS/PA2	l	SPI Boot Slave Select
SPI	SCK/PA3	-	SPI Boot Clock Input
581	MOSI/PD2		SPI Boot Data Input
	MISO/PD3	0	SPI Boot Data Output

#### HUV`Y`' !%6 cchiAcXY`D]bg`



•

## 6cchAcXY7cbbYW9jcbg

Users can design the target board using either of the Boot mode ports – UART or SPI.

Figures 3-1 through 3-3 show sample Boot mode connection diagrams.



### :][ifY''!%6cchAcXY'7cbbYWF]cb'8]U[fUa'



#### :][ifY'' !&`GD=6cch7cbbYWM]cb'8]U[fUa `

DF9 @+A =B5 F M



.

## =GD<sup>·</sup>AcXY<sup>·</sup>7cbbYW<sup>·</sup>jcbg<sup>·</sup>

Users can design the target board using any ISP mode port.



:][ifY`'!'`=GD`UbX`9!D; AŽ`7cbbYWMjcb`8]U[fUa`



# ("GmghYa '7 cb/fc``l b]hfG7 l Ł

# Cj Yfj]Yk <sup>·</sup>

The Z32F0642 MCU has a built-in intelligent power control block which manages system analog blocks and operating modes. Internal reset and clock signals are controlled by the SCU block to optimize system performance and power dissipation.



:][ifY'(!%G7I '6`cW\_'8]U[fUa '

## 7`cW\_'GnghYa

The Z32F0642 MCU has two main operating clocks. One is HCLK which supplies the clock to the CPU and AHB bus system. The other clock is PCLK which supplies the clock to Peripheral systems.

Users can control the clock system variation with software. Figure 4-2 shows the clock system of the chip.





:][ifY`(!&`7`cW\_`HfYY`7cb2][ifUh]cb`

Each of the mux to switch clock sources has a glitch-free circuit. Therefore, the clock can be switched without risk of glitches occurring. When you try to change the clock mux control, both clock sources should be alive. If one of them is not alive, the clock change operation is stopped and the system will be halted and not be recovered.

Table 4-1 lists the clock sources and their description.

#### HUV`Y`(!%7`cW\_'GcifWYg'

7`cW_'BUa Y	:fYeiYbWmi	8 Yg <b>₩]dh]</b> cb <sup>°</sup>
MOSC	4-16 MHz	External Crystal OSC
SOSC	32.768 kHz	External Sub Crystal OSC
HSI	40 MHz	High Speed Internal OSC
LSI	40 kHz	Low Speed Internal OSC



### <7 @ '7`cW\_'8 ca Ujb'

The HCLK clock feeds the clock to the CPU and AHB bus. Cortex-M0 CPU requires two clocks related to the HCLK clock, FCLK and HCLK. FCLK is the free running clock and is always running except in Power Down mode. HCLK can be stopped in Sleep mode and Power Down mode.

The bus system and memory systems are operated by the MCLK clock. The maximum bus operating clock speed is 40 MHz.

### D7 @? '7 `cW\_'8 ca Ujb'

PCLK\_B is the master clock of all the peripherals. Each peripheral's clock is enabled in the SCU.PCER1 and SCU.PCER2 registers. Prior to enabling the PCLK\_B input clock of each block, the peripheral is not accessible, even to read its registers. For FRT, various clocks can be used; however, CRC16 uses PCLK\_A. This clock can be stopped in Power Down mode.

### 7`cW\_'7cb2][ifUh]cb`DfcWYXifY`

After power up, the default system clock is fed by the LSI (40 kHz) clock. LSI is enabled by default during the power up sequence. The other clock sources are enabled by user controls with the LSI system clock.

The HSI (40 MHz) clock can be enabled by the SCU.CSCR register.

The MOSC (4-16 MHz) clock can be enabled by the SCU.CSCR register. Before enabling the MOSC block, the pin mux configuration should be set for XIN, XOUT function. PC12 and PC13 pins are shared with MOSC's XIN and XOUT function – PCC.MR and PCC.CR registers should be correctly configured. After enabling the MOSC block, it is necessary to wait for more than 5 msec to ensure stable operation of crystal oscillation.

The SOSC (32.768 kHz) clock can be enabled by the SCU.CSCR register. Before enabling the SOSC block, the pin mux configuration should be set for SXIN, SXOUT function. PD3 and PD2 pins are shared with SOSC's SXIN and SXOUT function – PCD.MR and PCD.CR registers should be correctly configured. After enabling the SOSC block, it is necessary to wait for more than 10 msec to ensure stable operation of crystal oscillation.

You can change MCLK using the SCU.SCCR register. Figure 4-3 shows an example flow chart of the process to configure the system clock.





:][ifY`(!''7`cW\_'7\Ub[Y`DfcWYXifY`

When you speed the system clock up to maximum operating frequency, check the configuration of Flash wait control. Flash read access time is a limiting factor for performance. The wait control recommendation is provided in Table 4-2.

:A'7:; 'K5≠H	: @5G< 5WW/gg KUjh	5 jUj`UV`Y`AUI`GmghYa'7`cW_∵ fYeiYbWmi
00	0 clock wait	~20MHz
01	1 clock wait	~40MHz
10	2 clock wait	~40MHz

HUV`Y'(!&:`\	Ug\'KUjh7cbhfc`	FYWcaaYbXUhjcb
--------------	-----------------	----------------



F YgYh

The Z32F0642 MCU has two system resets:

- Cold reset by POR, which is effective during power up or down sequence
- Warm reset, which is generated by several reset sources. The reset events cause the chip to turn on initial state.

The cold reset has only one reset source, which is POR. The warm reset has the following reset sources:

- nRESET pin
- WDT reset
- LVD reset
- MCLK Fail reset
- MOSC Fail reset
- S/W reset
- CPU request reset
- CPU Lockup reset

### 7 c`X<sup>·</sup>F YgYh

Cold reset is an important feature of the chip when power is up. This characteristic affects the system boot globally. Internal VDC is enabled when VDDEXT power is turned on. The internal POR trigger level is 1.4 V of VDDEXT voltage out level, at which time the boot operation is started. The LSI clock is enabled and counts 4.25 msec for internal VDC level stabilizing. During this time, VDDEXT voltage level should be greater than the initial LVD level (1.65 V). After counting 4.25 mse, the cold reset is released and counts 0.4 msec for warm reset synchronizing. BOOTROM and CPU run after releasing cold and warm reset.



Figure 4-4 shows the power up sequence and internal reset waveform.

<sup>:][</sup>ifY`(!(`Dck Yf!id`DfcWYXifY`



## K Ufa <sup>·</sup>F YgYh

The warm reset event has several reset sources and some parts of the chip return to initial state when the warm reset condition occurs.

The warm reset source is controlled by the SCU.RSER register and the status appears in the SCU.RSSR register. The reset for each peripheral block is controlled by the SCU.PRER register. The reset can be masked independently.

Figure 4-5 shows a diagram of the Warm Reset.

PIN_RSTB				
WARM_RSTB_CNT	XX			
WARM_RSTB		).4 msec Typical		
SYS_RSTB				
BOOTROM				
EXCUTION		).4 msec	42.1 msec	<b>&gt;</b>
MAIN CODE START		Typical	Typical	
	4-		42.5msec Typical	

#### : ][ i fY'( !) 'K Ufa 'F YgYh8 ]U[ fUa '

### @ck 'Jc`HJ[ Y'F YgYh

A low voltage reset event occurs when the voltage drops below a certain level during operation. When an event occurs, you can select a reset or interrupt action. If a reset occurs, it will be reset to the warm reset state. For more information, refer to the Warm Reset section. Figure 4-6 shows a diagram of Low Voltage Reset.



### :][ifY`(!\*`@ck`Jc`HJ[Y`FYgYh8]U[fUa`

## F YgYhHf YY'

Figure 4-7 shows the Reset Tree configuration.





:][ifY`(!+`FYgYhHfYY`7cb2][ifUh]cb`



### CdYfUhjcb<sup>·</sup>AcXY<sup>·</sup>

The INIT mode is the initial state of the chip when reset is asserted. The Run mode is maximum performance of the CPU with a high-speed clock system. The Sleep and the Power Down modes can be used as low power consumption modes. Low power consumption is achieved by halting the processor core and unused peripherals.

Figure 4-8 shows the Operation mode transition diagram.



:][ifY`(!,`CdYfUh]cb`AcXY`6`cW\_`8]U[fUa`



## Fib<sup>·</sup>AcXY<sup>·</sup>

In Run mode, the CPU and the peripheral hardware are operated by using the high-speed clock. Run mode is entered after reset followed by INIT state.

### G`YYd'AcXY'

Only the CPU is stopped in Sleep mode. Each peripheral function can be enabled by the function enable and clock enable bit in the PER and PCER registers. Figure 4-9 shows the Sleep mode sequence.



:][ifY`(!-`G`YYd`AcXY`GYeiYbWV



### Dck Yf '8 ck b A cXY'

In Power Down mode, all internal circuits enter the Stop state. The power down operation includes a special power off sequence, as shown in Figure 4-10.



:][ifY`(!%\$`DckYf`8ckb`AcXY`GYeiYbWY`



## D]b<sup>\*</sup>8 YgW]dh]cb<sup>\*</sup>

### HUV`Y`( !' `G7 I `D]bg`

D=B`B5A9`	HMD9 <sup>·</sup>	89G7F=DH=CB					
nRESET		External Reset Input					
XIN/XOUT	OSC	External Crystal Oscillator					
SXIN/SXOUT	OSC	External sub-Crystal Oscillator					
STBO	0	Stand-by Output Signal					
CLKO	0	Clock Output Monitoring Signal					

## FY[]ghYfg<sup>-</sup>

The base address of SCU is 0x4000\_0000 and the register map is described in Table 4-5.

#### HUV`Y`(!('6 UgY'5 XXfYgg'cZG7 I'

B5 A 9 <sup>-</sup>	6 5 G9 5 8 8 F 9 GG
SCU	0x4000_0000

HUV`Y'( !	) <sup>·</sup> G7 I	`FY[]ghYf`AUd`
-----------	---------------------	----------------

B5 A 9 <sup>.</sup>	C::G9H	HMD9	89G7F=DH=CB	F9G9H J5@19
SMR	0x0004	RW	System Mode Register	0000_0000
SRCR	0x0008	RW	System Reset Control Register	0000_0000
WUER	0x0010	RW	Wake up source enable register	0000_0000
WUSR	0x0014	RO	Wake up source status register	0000_0000
RSER	0x0018	RW	Reset source enable register	0000_0049
RSSR	0x001C	RW	Reset source status register	0000_0080*
PRER1	0x0020	RW	Peripheral reset enable register 1	040F_0F2F*
PRER2	0x0024	RW	Peripheral reset enable register 2	0011_0311*
PER1	0x0028	RW	Peripheral enable register 1	0000_000F*
PER2	0x002C	RW	Peripheral enable register 2	0000_0101*
PCER1	0x0030	RW	Peripheral clock enable register 1	0000_000F*
PCER2	0x0034	RW	Peripheral clock enable register 2	0000_0101*
CSCR	0x0040	RW	Clock Source Control register	0000_0020
SCCR	0x0044	RW	System Clock Control register	0000_0000
CMR	0x0048	RW	Clock Monitoring register	0000_0090
NMIR	0x004C	RW	NMI control register	0000_0000
COR	0x0050	RW	Clock Output Control register	0000_000F
VDCCON	0x0064	WO	VDC Control register	040F_007F
LVDCON	0x0068	RW	LVD Control register	0001_0101
HSIOSCTRIM	0x006C	RW	High Speed Internal OSC Trim Register	0XXX_XXXX
BISCCON	0x0070	RW	Built in self calibration control Register	0000_0000
MOSCR	0x0080	RW	External main Oscillator control register	0000_0301
EMODR	0x0084	RW	External mode pin read register	0000_0000
MCCR1	0x0090	RW	Misc Clock Control register 1	0000_0000
MCCR2	0x0094	RW	Misc Clock Control register 2	0000_0000
MCCR3	0x0098	RW	Misc Clock Control register 3	0000_0001
MCCR4	0X00A8	RW	Misc Clock Control register 4	0001_0000
DBCLK1	0x009C	RW	Debounce Clock Control register 1	0001_0001
DBCLK2	0x00A0	RW	Debounce Clock Control register 2	0001_0001



### GAF Grighta AcXYFY []ghtf

The previous operating mode is shown in this register. The previous operating mode is saved in this register after a reset event. There are two controllable bits in Power Down mode – LSI On/Off control and VDC On/Off control.

The System Mode register is a 16-bit register.





### GF7 F GmghYa 'F YgYh7 cblfc`'F Y[]ghYf

It is possible to check if the chip is in Power Down mode. To use the STBO output function, it should be set as STBO that has output mode in Pin Mux. It is possible to reset the MCU as SWRST bit set.

The System Reset Control register is an 8-bit register.



### KI9F'KU\_Yid'GcifWY'9bUV'Y'FY[]ghYf'

Enable the wakeup source when the chip is in Power Down mode. Wakeup sources that are used as the source of chip wakeup should be enabled in each bit field. If the source is used as a wakeup source, the corresponding bit should be written as '1'. If the source is not used as a wakeup source, the bit should be written as '0'.

This register is a 16-bit register.

													wu	JER=-0x40	000_0010
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				GPIODWUE	GPIOCWUE	GPIOBWUE	GPIOAWUE						FRTWUE	WDTWUE	LVDWUE
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
				RW	RW	RW	RW						RW	RW	RW
				11	GPIOC		0 1 E 0 1	Not Ena nable wa Not Ena	used for ble the v akeup so used for ble the v	r wakeup vakeup e urce of ( r wakeup vakeup e	o source event ger GPIOC po o source event ger	ort pin ch neration ort pin ch neration	nange ev	ent	
				9	GPIOE	BWUE	0 1	Not	used for	r wakeup	source	ort pin ch	nange ev	ent	
				8	GPIO/	AWUE	  	Not	used for	r wakeup	source	ort pin ch neration	nange ev	ent	
				2	FRTW	'UE			akeup so		-				
							0		used for						

		1 Enable the wakeup event generation
1	WDTWUE	Enable wakeup source of WDT event
		0 Not used for wakeup source
		1 Enable the wakeup event generation
0	LVDWUE	Enable wakeup source of LVD event
		0 Not used for wakeup source
		1 Enable the wakeup event generation

## KIGF'KU\_Yid'GcifWY'GHUhig'FY[]ghYf'

When the system is woken up by a wakeup source, the wakeup source is identified by reading this register. When the bit is set to 1, the related wakeup source issues the wakeup to the SCU. H\Y`V]h`]g`WYUfYX`k \Yb` H\Y`Yj Ybhigci fWY`]g`WYUfYX`Vmi\Y`gcZk UfY"

													w	USR=0x40	000_0014
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				GPIODWU	GPIOCWU	GPIOBWU	GPIOAWU						FRTWU	WDTWU	INDWU
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
				RO	RO	RO	RO						RO	RO	RO
I				11	GPIO			tatus of	wakeup	source o	f GPIOD	port pin	change	event	
						-	 	No	wakeup keup eve	event					
				10	GPIO	CWU				-		port pin	change	event	
							C		wakeup				- 0-		
							1		keup eve						
				9	GPIO	BWU					f GPIOB	port pin	change	event	
							 1		wakeup keup eve		renerate	h			
				8	GPIO	AWU	-			-		port pin	change	event	
							С		wakeup						
							1		keup eve						
				2	FRTW	U			wakeup		f FRT ev	ent			
							 1		wakeup keup eve		onorato	d			
				1	WDT\	NU			wakeup :						
				-			C		wakeup						
							1	. Wal	keup eve	nt was g	generate	d			
				0	LVDW	'U			wakeup		f LVD ev	ent			
							<u></u>		wakeup			-1			
							1	. Wal	keup eve	nt was g	generate	a			



### FG9F FYgYhGci fWY 9bUV Y FY[]ghYf

The reset source to the CPU can be selected using the RSER register. When writing '1' in the bit field of each reset source, the reset source event is transferred to the reset generator. When writing '0' in the bit field of each reset source, the reset source event is masked and does not generate the reset event.

7	6	5	4 3		2	1	0				
LOCKUPRST	PINRST	CPURST	r swrst	WDTRST	MCKFRST	MOFRST	LVDRST				
0	1	1	0	1	0	0	1				
RW	RW	RW	RW	RW	RW	RW	RW				
		7	LOCKUPRST	CPU Lock up rese	t enable bit						
				0 Reset from	this event is mask	ked					
					this event is enab	led					
		6	PINRST	External pin reset enable bit							
				0 Reset from this event is masked							
				1 Reset from this event is enabled							
		5 (	CPURST	CPU request reset enable bit 0 Reset from this event is masked							
			1 Reset from this event is enabled								
		4 9	SWRST Software reset enable bit								
			0 Reset from this event is masked								
		3	WDTRST	1 Reset from this event is enabled							
		5	WDIKSI	Watchdog Timer reset enable bit 0 Reset from this event is masked							
			1 Reset from this event is masked								
		2	MCKFRST	MCLK Clock fail re		icu -					
					this event is mask	(ed					
					this event is enab						
		1	MOFRST	MOSC Clock fail r	eset enable bit						
				0 Reset from this event is masked							
				1 Reset from	this event is enab	led					
		0	LVDRST LVD reset enable bit								
				0 Reset from	this event is mask	(ed					
				1 Reset from	this event is enab	led					



### FGGF FYgYhGcifWY GHUhig FY[]ghYf

The Reset Source Status register shows the reset source information when a reset event occurs. '1' indicates that a reset event does not exist for a given reset source.

When the reset source is found, writing '1' to the corresponding bit clears the reset status. This register is an 8-bit register.

RSSR=0x4000	001C

8	7	6	5	4	3	2	1	0					
LOCKUPRST	PORST	PINRST	CPURST	SWRST	WDTRST	MCKFRST	MOFRST	LVDRST					
0	1	0	0	0	0	0	0	0					
RC1	RC1	RC1	RC1	RC1	RC1	RC1	RC1	RC1					
		7	LOCKUPRST	CPU Loc	k up reset statu	ıs bit							
					ad : Reset from	this event did	not exist						
					rite : no effect ad :Reset from	+h:							
					rite : Clear the s		irred						
		7	PORST										
		7 PORST Power on reset status bit 0 Read : Reset from this event did not exist											
					rite : no effect								
				1 Re	ad :Reset from	this event occu	urred						
				W	rite : Clear the s	status							
		6	PINRST	External	pin reset statu	s bit							
				0 Re	ad : Reset from	this event did	not exist						
					rite : no effect								
					ad :Reset from		urred						
					rite : Clear the s								
		5	CPURST		uest reset statu								
					ad : Reset from	i this event did	not exist						
					rite : no effect ad :Reset from	this event acc	urrod						
					rite : Clear the s		liteu						
		4	SWRST		e reset status b								
		·	5001101		ad : Reset from		not exist						
					rite : no effect								
				1 Re	ad :Reset from	this event occu	urred						
				W	rite : Clear the s	status							
		3	WDTRST	Watchdo	og Timer reset s	status bit							
				0 Re	ad : Reset from	this event did	not exist						
					rite : no effect								
					ad :Reset from		urred						
					rite : Clear the s								
		2	MCLKFRST		ail reset status								
					ad : Reset from rite : no effect	i this event did	not exist						
					ad :Reset from	this event occu	urred						
					rite : Clear the s		liteu						
		1	MOFRST		lock fail reset st								
					ad : Reset from		not exist						
					rite : no effect								
				1 Re	ad :Reset from	this event occu	urred						
				W	rite : Clear the s	status							
		0	LVDRST	LVD rese	t status bit								
				0 Re	ad : Reset from	this event did	not exist						
					rite : no effect								
					ad :Reset from		urred						
				W	rite : Clear the s	status							


### DF9F%DYf]d\YfU`FYgYh9bUV`Y`FY[]ghYf`%

The reset of each peripheral by an event reset can be masked with the help of user settings. The PRER1/PRER2 register controls enabling of the event reset. If the corresponding bit is '1', the peripheral corresponding to this bit accepts the reset event. Otherwise, the peripheral is protected from the reset event and maintains its current operation.

PRER1=0x4000	0020

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					FRT							<b>TIMER3</b>	TIMER2	<b>TIMER1</b>	TIMERO					GPIOD	GPIOC	GPIOB	GPIOA			DIV64		PCU	WDT	FMC	scu
0	0	0	0	0	1	0	0	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	0	0	1	0	1	1	1	1
					RW							RW	RW	RW	RW					RW	RW	RW	RW			RW		RW	RW	RW	RW

26	FRT	FRT reset enable
19	TIMER3	TIMER3 reset enable
18	TIMER2	TIMER2 reset enable
17	TIMER1	TIMER1 reset enable
16	TIMER0	TIMER0 reset enable
11	GPIOD	GPIOD reset enable
10	GPIOC	GPIOC reset enable
9	GPIOB	GPIOB reset enable
8	GPIOA	GPIOA reset enable
5	DIV64	DIV64 reset enable
3	PCU	Port Control Unit reset enable
2	WDT	Watchdog Timer reset enable
1	FMC	Flash memory controller reset enable
0	SCU	System Control Unit reset enable



### DF9F&"DYf]d\YfU`FYgYh9bUV`Y`FY[]ghYf`&"

Peripheral Reset Enable Register 2 is a 32-bit register.



### D9F% DYf]d\ YfU`9bUV`Y`FY[ ]ghYf`%

To use a peripheral unit, it should be activated by writing '1' to the corresponding bit in the PER1/PER2 register. Prior to activation, the peripheral stays in reset state.

All the peripherals are enabled by default. To disable the peripheral unit, write '0' to the corresponding bit in the PER1/PER2 register, after which the peripheral enters the reset state.



26	FRT	FRT function enable
19	TIMER3	TIMER3 function enable
18	TIMER2	TIMER2 function enable
17	TIMER1	TIMER1 function enable
16	TIMER0	TIMER0 function enable
11	GPIOD	GPIOD function enable
10	GPIOC	GPIOC function enable
9	GPIOB	GPIOB function enable
8	GPIOA	GPIOA function enable
5	DIV64	DIV64 function enable
3		
2		Deconved
1		Reserved
0		

DG\$' - &\$%\$&%+`



### D9F& DYf]d\YfU`9bUV`Y`FY[]ghYf`&

Peripheral Enable Register 2 is a 32-bit register.





### D79F% DYf]d\ YfU`7`cW\_'9bUV`Y`FY[ ]ghYf`%

To use a peripheral unit, its clock should be activated by writing '1' to the corresponding bit in the PCER1/PCER2 register. The peripheral does not operate accurately if its clock is not enabled.

To stop the clock of the peripheral unit, write '0' to the corresponding bit in the PCER1/PCER2 register.

PCER1=0x4000	0030

31	. 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						FRT							TIMER3	TIMER2	TIMER1	TIMERO					GPIOD	GPIOC	GPIOB	GPIOA			DIV64		Reserved	Reserved	Reserved	Reserved
0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
						RW							RW	RW	RW	RW					RW	RW	RW	RW			RW	RW	RO	RO	RO	RO

26	FRT	FRT clock enable
19	TIMER3	TIMER3 clock enable
18	TIMER2	TIMER2 clock enable
17	TIMER1	TIMER1 clock enable
16	TIMER0	TIMER0 clock enable
11	GPIOD	GPIOD clock enable
10	GPIOC	GPIOC clock enable
9	GPIOB	GPIOB clock enable
8	GPIOA	GPIOA clock enable
5	DIV64	DIV64 clock enable
3		
2		Reserved
1		Reserved
0		

DG\$' - &\$%\$&%+`



### D79F&`DYf]d\YfU`7`cW\_'9bUV`Y`FY[]ghYf`&`

To use a peripheral unit, its clock should be activated by writing '1' to the corresponding bit in the PCER1/PCER2 register.



### 7 G7 F<sup>•</sup> 7 `cW<u></u><sup>•</sup>Gci fWf<sup>•</sup>7 cbffc<sup>•</sup>F Y[ ]ghYf<sup>•</sup>

The Z32F0642 MCU has multiple clock sources to generate internal operating clocks. Each clock source can be controlled by the CSCR register. This register is an 8-bit register.

7	6	5	4	3	2	1	0
SOS	CCON	LSI	CON	HSI	CON	моѕссо	N
C	00	:	10	0	0	00	
R	W	F	W	R	w	RW	
	-	7 SOSC	CON E	cternal crystal su	b oscillator conti	rol	
		6	0)		rnal sub crystal c		
			10		rnal sub crystal o		
	-		1:			scillator divide by 2	
		5 LSICC			al oscillator contr		
		4	0	X Disable low	speed internal or	scillator	
			_10	D Enable low s	speed internal os	cillator	
	_		1:	1 Enable low s	speed internal os	cillator divide by 2	
		3 HSIC	N NC	igh speed intern	al oscillator cont	rol	
		2	0)	X Disable high	speed internal o	scillator	
			10	) Enable high	speed internal o	scillator	
			1:	1 Enable high	speed internal o	scillator divide by 2	
	-	1 MOS	CCON Ex	kternal crystal m	ain oscillator con	trol	
		0	0)	X Disable exte	rnal main crystal	oscillator	
			10	D Enable exter	rnal main crystal	oscillator	
			1:	1 Enable exte	rnal main crysta	l oscillator divide by	2

CSCR=0x4000\_0040



### G77F<sup>•</sup>GmghYa<sup>•</sup>7<sup>°</sup>cW<sup>•</sup>7cblfc<sup>•</sup>FY[]ghYf<sup>•</sup>

Select the system clock source in SCCR and the selected clock source becomes MCLK. Before changing the clock, clock sources have to be enabled in the CSCR register and oscillating.



Note: When changing MCLKSEL, both clock sources should be enabled and stable.

For example, both HSI and MOSC should be enabled and stable, otherwise the chip will malfunction.



### 7 A F 7`c W A c b]hc f]b[ F Y[ ]ghYf

The clock can be monitored by LSI for security purposes. The Clock Monitoring register is a 16-bit register.

			12         11         10         9         8         7         6         5         4         3         2         1         0           12         11         10         9         8         7         6         5         4         3         2         1         0           12         13         10         9         8         7         6         5         4         3         2         1         0           13         13         13         13         13         13         15         15         15         15         15         15         15         16         0																
15	14	13	12	12         11         10         9         8         7         6         5         4         3         2         1         0           1         10         9         8         7         6         5         4         3         2         1         0           15         WC         15         15         WC         17         18															
MCLKREC				SOSCMNT	1       10       9       8       7       6       5       4       3       2       1         1       10       9       8       7       6       5       4       3       2       1         1       10       9       85       10       10       10       10       10       10       10       10       10       0														
1	0	0	0	11         10         9         8         7         6         5         4         3         2         1           10         9         8         7         6         5         4         3         2         1           10         9         8         55         9         0															
RW				RW	RW	RC1	RC1	RW	RW	RC1	RC1	RW	RW	RC1	RC1				
				15	MCLK	REC	0	MC	LK is cha	nged to			en MCLI	(FAIL issu	ued				
				11	SOSC	MNT	0	xternal s Exte	sub oscil ernal sub	lator mo o oscillato	nitoring or monit	enable oring dis							
				10	SOSC	1       External sub oscillator monitoring enabled         SCIE       External sub oscillator fail interrupt enable         0       External sub oscillator fail interrupt disabled         1       External sub oscillator fail interrupt disabled         1       External sub oscillator fail interrupt enabled         SCFAIL       External sub oscillator fail interrupt         0       External sub oscillator fail interrupt         0       External sub oscillator fail interrupt not occurred         1       Read : External sub oscillator fail interrupt is pending Write : Clear pending interrupt         SCSTS       External sub oscillator status													
				9	SOSC	1       External sub oscillator monitoring enabled         ICIE       External sub oscillator fail interrupt enable         0       External sub oscillator fail interrupt disabled         1       External sub oscillator fail interrupt disabled         1       External sub oscillator fail interrupt enabled         ICFAIL       External sub oscillator fail interrupt         0       External sub oscillator fail interrupt         0       External sub oscillator fail interrupt not occurred         1       Read : External sub oscillator fail interrupt is pending         Write : Clear pending interrupt       Write : Clear pending interrupt         CSTS       External sub oscillator status         0       Not oscillate         1       External sub oscillator is working normally													
				8	SOSC	1       External sub oscillator fail interrupt enabled         CFAIL       External sub oscillator fail interrupt         0       External sub oscillator fail interrupt not occurred         1       Read : External sub oscillator fail interrupt not occurred         1       Read : External sub oscillator fail interrupt is pending Write : Clear pending interrupt         CSTS       External sub oscillator status         0       Not oscillate         1       External sub oscillator is working normally         KMNT       MCLK monitoring enable         0       MCLK monitoring disabled													
				7	MCLK	1       External sub oscillator fail interrupt enabled         CFAIL       External sub oscillator fail interrupt         0       External sub oscillator fail interrupt not occurred         1       Read : External sub oscillator fail interrupt not occurred         1       Read : External sub oscillator fail interrupt is pending         Write : Clear pending interrupt         CSTS       External sub oscillator status         0       Not oscillate         1       External sub oscillator is working normally         KMNT       MCLK monitoring enable         0       MCLK monitoring enabled													
				6	MCLK	ΊE	0	/ICLK fail MC	interrup LK fail in	ot enable terrupt c	e disabled								
				5	MCLK	FAIL	0	/ICLK fail MC Rea	interrup LK fail in d : MCLI	ot terrupt r < fail inte	not occur errupt is	pending							
				4	MCLK	STS	0	ACLK clo No	ck status clock is p	; present c	on MCLK								
				3	MOS	CMNT	0	Exte	ernal ma	in oscilla	tor mon	itoring d							
				2			0	Exte	ernal ma ernal ma	in oscilla in oscilla	ntor fail in ntor fail in	nterrupt nterrupt	disabled						
				1	MOS	CFAIL	Е 0 1	Exte Rea	ernal ma d : Exter	in oscilla nal mair	il interru ator fail in oscillato g interru	nterrupt or fail int		urred s pending	5				
				0	MOSO	CSTS	0 1	xternal r Not	nain osc oscillate	illator sta e			ormally						



### BA∓ BA=7 cbfc`FY[]ghYf

The NMI Control register s the non-maskable interrupt configuration register which can be set by software. There are five sources for the Non-maskable Interrupt events. This register provides the ability to enable and check the status of the source of the interrupt.

Write access key is required 0xA32C on NMIR [31:16] when writing to this register.

#### NMIR=0x4000\_004C

31 30 29 28 27 26 25 24	23 22	21 20 1	9 18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ACCES	SCODE								PROTSTS	OVPSTS	WDTINTSTS	MCLKFAILSTS	LVDSTS				PROTEN	OVPEN	WDTINTEN	MCLKFAILEN	LVDEN
-						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
w	0								RO	RO	RO	RO	RO				RW	RW	RW	RW	RW
	- 24	100500				· .															
	31 16	ACCESSO	LODE									cces e wr			regi	ster.	•				
	10	PROTST	5									s bit.		•							
		110101										nterr		with	out	ena	ble b	it			
					0				urred												
					1		Eve	nt od	curr	ed											
	11	OVPSTS			0	ver '	Volta	age I	Prote	ectio	n co	nditi	ion s	statu	ıs bit	t					
											MI ir	nterr	upt	with	out	ena	ble b	it			
					0				urred												
	10		CTC		1				curr		4	- 4	1.14								
	10	WDTINT	515									atus: terr		with	out	ona	hlo h	i+			
					0				urred			iteri	upt	with	out	ena	DIE L	ni			
					1				curr												
	9	MCLKFA	ILSTS						ditio		atus	bit									
												nterr	upt	with	out	ena	ble b	it			
					0		Not	осс	urred	b											
					1		Eve	nt oc	curr	ed											
	8	LVDSTS							stat												
					-						MI ir	nterr	upt	with	out	ena	ble b	it			
					0				urred												
	4				1				curr		nahl	o for		11 :+		t					
	4	PROTEN			0		Disa		iuitio	one	парі	e for	INIV	II IIIU	.erru	ιρι					
					1		Ena														
	3 OVPEN												ion e	nah	ole fo	or N	MI ir	terr	upt		
	-			0		Disa															
					1		Ena														
	2		W				t cor	nditio	on ei	nable	e for	NN	11 int	erru	ıpt						
			0		Disa	ble															
			1		Ena	ble															
	1		Μ	ICLK	Fail	con	ditio	n er	nable	e for	NM	linte	erru	pt							
		0		Disa																	
		1		Ena																	
	0	LVDEN							tion	ena	ble f	or N	MI ir	nterr	rupt						
					0		Disa														
					1		Ena	ble													



### 7CF 7`cW CihdihFY[]ghYf

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. To use the CLKO output function, it should be set as CLKO that has output mode in Pin Mux. The Clock Output register is an 8-bit register.

							COR=0x4000_0050
7	6	5	4	3	2	1	0
	-		CLKOEN		CLK	ODIV	
	000		0		11	111	
	RO		RW		R	w	
		4 CLK	OEN	Clock output er 0 CLKO is di 1 CLKO Is er	isabled and stay "L"	'output	
		3 CLK 0	ODIV	Clock output di CLKO = MCLK	vider value (CLKODIV = 0)		
				CLKO =	$=\frac{MCLK}{2*(CLKODIV+)}$	1) (CLKODI	V > 0)



### J877CB J87'7cblfc``FY[]ghYf

The on-chip VDC Control register selects Stop mode operation for VDC and warm up count delay. The STOPSEL bit can be written when writing '1' to the VDCME bit simultaneously. The VDCWDLY value can be written by writing '1' to the VDCDE bit simultaneously. To change the VDCCON register value, it has to enter TRIM mode.

#### VDCCON=0x4000\_0064

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	VDCME			Reserved			STOPSEL	Reserved					Reserved											VDCDE							VDCWDLY	
(	D						0																	0						0x	04	
w	10						wo																	wo						w	0	

31	VDCME	VDCMODE value write enable. Write only with VDCMODE value.
		0 VDCMODE field is not updated by writing
		1 VDCMODE filed can be updated by writing
25	STOPSEL	STOP MODE Select bit.
		0 VDC STOP MODE 1
		1 VDC STOP MODE 2
8	VDCDE	VDCWDLY value write enable. Write only with VDCWDLY value
		0 VDCWDLY Write disable
		1 VDCWDLY Write Enable
3	VDCWDLY	VDC warm-up delay count value.
0		When SCU is woken up from power down mode, the warm-up
		delay is inserted for VDC output being stabilized.
		The amount of delay can be defined with this register value 4 :
		2msec

CAUTION! You must not set the reserved bit fields.

Note: To enter TRIM mode to change the VDCCON value:

FM->MR=0xa5;

FM->MR=0x5a; // TRIM mode enter

SCU->VDCCON = (1UL<<31) | (1UL<<25); // set VDC STOP MODE 2 FM->MR=0; // TRIM mode exit



### @87CB<sup>.</sup>

### 

The on-chip Low Voltage Detector Control register is a 32-bit register.

																										000_0	0068				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																SELEN						12011	LVDSEL							IVDLVL	LVDEN
					1											0					1	0	0							0	1
																wo							۶ ۲							RO	RW
								1	5	SE	ELEN					/D le	vel	SEL	value	≏ wr	ite e	nahl	e W	/rite	only	/					
								-	5	51					0		LVD	SEL	field	is n	ot up	odate	ed b	y wr	iting	3					
								9		L۷	/DSE	L					etec					ipuu	icu i	<u>., .</u>		.9					
								8							0	0	LVD	dete	ect le	evel	is 1.	73V									
															0	1	LVD	dete	ect le	evel	is 2.	65V									
															1					evel	is 3.	70V									
															1		Rese		d												
								1		LV	/DLV	L				-	tatu	-				4 la - a -	- 1)/5								
															0								n LVE an LV	-	-						
								0		IV.	/DEN	1					unct				unue				ever						
								0		LV	ULIN				0		LVD				ed										
								_							1		LVD														_



### < G=C G7 HF =A </p>

The High Speed Internal Oscillator Trim register for enabling/disabling self-calibration is a 32-bit register.

																									I	HSIO	SCT	RIM=	0x40	000_	006C
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BISCON	REFSEL			-	Keserved							Reserved								Reserved							- 1	Keserved			
0	0																														
RW	RW																														
								3	1	BIS	600	N			В	uild	in se	lf ca	libra	ation	fun	ctior	n ena	able.							
															0		BISC freq			on d	isabl	ed.	IOS	C su	ppli	es f	acto	ory d	alib	rate	d
															1		BISC freq			on	enal	oled	. IC	DSC	sup	oplie	s s	elf-o	calib	rate	d
								3	0	RE	FSE	L			R	efere	ence	clo	ck se	elect	for s	elf-c	alib	ratio	n						
															0		Mair	n os	cillat	tor c	ock	sour	ce is	s refe	eren	ce cl	lock				
															1		Sub	osci	llato	or clo	ck so	ourc	e is r	refer	ence	e clo	ck				

CAUTION! You must not set the reserved bit field.

Note: All trim bits are writable when trim mode is enabled

FM->MR=0xa5; FM->MR=0x5a;

// TRIM mode enter
// change HSIOSCTRIM value

FM->MR=0;

...

// TRIM mode exit



### 6 = G7 7 CB' 6 i ]`H]b`GY`Z7 U`]Vf Uh]cb`7 cbffc``F Y[ ]ghYf`

This register provides the comparison counts between the internal oscillator and the external oscillator for self calibration. The calculation for the value is:

INTOSC\_COMP = (updateperiod / 1/desired clock frequency) - 1 XTAL\_COMP = (updateperiod/1/XTAL frequency) - 1

In the above equations, *updateperiod* is the number of clocks of the internal oscillator to compare with XTAL clocks. Depending on the speed, this value is typically around 10 uS.

This register is a 32-bit register.

																											BISC	CON	=0x4	000_	_0070
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			INTOSC_COMP																												
		INTOSC_COMP																				х	IAL_		ЛР						
		INTOSC_COMP																													
		о 0																						0							
								>																>							
							i	N N																RV							
I																															I
								3	1	IN	ITOS	c_c	омі	P[31	:16]		INTC	SC o	com	oare	valu	ie									
								1	.6																						
								1	.5	Х	TAL_	CON	/IP[1	5:0]			XTAL	Cor	mpai	re va	lue										
								0	)																						

Calibration supports the configurations in Table 4-6.

HUV`Y`(!\*`6=G7`7 ci bhJU`i Y`

LH5 @: F9E	H5F;9H':F9E'	I D85H9`D9F=CC8`	LH5 @\$7 CAD <sup>.</sup>	=BHCG7S7CAD
MHz	MHz	Nano Sec	Count Value	Count Value
10	40	10,000	99	399
8	40	1,000,000	7999	39999
6	40	10,000	59	399



### 9ACG7F

### 91 http://www.setup.com/s

External main crystal oscillator has two characteristics. For the noise immunity, NMOS amp type is recommended and for the low power characteristic, INV amp type is recommended. This register is a 16-bit register.



### 9AC8F'9I http://acXY'GhUhig'FY[]ghttf

The External Mode Status register shows the external mode pin status while booting. This register is an 8-bit register.

#### EMODR=0x4000\_0084

7	6		5	4	3		2	1	0
							Reserved	Reserved	воот
		C	)x0				-	-	-
		I	RO				-	-	RO
		0	BOOT		BOOT pin l	evel			
					0 BOO	T(PC11)	) pin is low		
				-			) pin is high		



### 867 @ %8 YVci bWY'7 `cW\_'7 cblfc``F Y[ ]ghYf '%

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. PxDCSEL bits and PxDDIV bits of MCCR4 are used as PORT debounce clock sources. This register is a 32-bit register.

											20       19       18       17       16       15       14       13       12       11       10       9       8       7       6       5       4       3       2         20       19       18       17       16       15       14       13       12       11       10       9       8       7       6       5       4       3       2         20       20       2 <th2< th="">       2       <th2< th="">       2       <th2< th=""><th>=0x4</th><th>000_</th><th>009C</th></th2<></th2<></th2<>														=0x4	000_	009C			
31	30	29	28	27	26	25	24	23 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						PBDCSEL					PBDDIV										PADCSEL						PADDIV			
0	0	0	0	0		000				0×	<b>01</b>				0	0	0	0	0		000					0	x01			
						RW				R	w										RW					F	w			
								26 24 23 16						0 1 1 1 1 P	00 00 01 10 11 ORT	B D	LSI MCL HSI MOS SOSC ebou	K GC C unce					selec	ct bit	: 					
								10 8	P	ADC:	SEL			T( D 0 1 1	o ch	ange unce I		vali ock fo K	ue, s	et O	x0 fii sou					ging	; PBD		L	
								7 0	Ρ	ADD	IV			P 0 0	ORT x00 xN :	A D dis (sel	eboi able ecte	unce d d clo	ock )	/ N	divi x0 fii		/itho	out c	hang	ging	PAD	CSEI	_	



### 867 @ & YVci bW/7`cW\_7cblfc``FY[ ]gh/f`&`

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. PxDCSEL bits and PxDDIV bits of MCCR5 are used as PORT debounce clock sources. This register is a 32-bit register.

												Àng         A         I         I         I         III         IIII         Ang         Ang														=0x4	000_	00A0			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						PDDCSEL						VIDDDA										PCDCSEL						PCDDIV			
0	0	0	0	0		000					0x	01				0	0	0	0	0		000					0	x01			
l						RW					R	DCSEL Debounce Clock for PORT D source select bit																			
								26 24 23 16				RW     RW     RW       DCSEL     Debounce Clock for PORT D source select bit       000     LSI       100     MCLK       101     HSI       110     MOSC       111     SOSC       DDIV     PORT D Debounce Clock N divider       0x00 : disabled																			
								10 8 7 0							0 1 1 1 1 1 0 0 0	00 00 01 10 11 0RT x00 xN :	C D : dis (sel	e Clo LSI MCL HSI MOS SOSO eboo able ecte	K K C unce d d clo	e Clo	ORT	C so divi	der	sele	ect b	oit		g PDE			



### A77F%A]gWY``UbYcig'7`cW\_'7cbffc``FY[]ghYf'%

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. STCSEL bits and STCDIV bits of MCCR1 are used as SYSTICK external clock sources. This register is a 32-bit register.

																										N	ICCR	1=0x	4000	_00	90
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Reserved								Reserved						-	Reserved			STCSEL					STCDIV				
				-								-							-			000					0x0	0			
				-								-						-	-			RW					RW	,			
								8 	10 3 7 0		TCS					000 100 101 110 111	ICK	LSI MC HSI MO Res Cloc	LK ISC erveo k N c	d livider	ect b	it									
									, 							0xN	: (se	lecte	ed clo	ock ) / ue, set		first	with	nout	: cha	ngin	g ST(	CSEL	-		_

### A77F&`A]gWY``UbYci g'7`cW\_'7cblfc``FY[ ]ghYf`&`

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. PWMCSEL bits and PWMDIV bits of MCCR2 are used as MPWM clock sources. If it is used as MPWM, it must set this register. This register is a 32-bit register.

																											м	CR2	=0x4	000_	0094
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Reserved								Reserved										PWMCSEL						PWMDIV			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		000					0>	00			
																						RW					R	w			
								1 8 7 0	7		wm	DIV	-		0 1 1 1 1 0 0	00 00 10 11 WM x00 xN :	I Clo : dis (sel	LSI MCL HSI MOS Rese ck N able ecte	K SC ervec divi ed d clc	l der ock )	ect k / N et 0		rst w	itho	out c	han	ging	PWI	VICS	EL	



### A77F'`A]gWY``UbYcig'7`cW\_'7cblfc``FY[]ghYf''`

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. TIMERCSEL bits and TIMERDIV bits of MCCR3 are used as TIMER external clock sources. WDTCSEL bits and WDTDIV bits of MCCR3 are used as WDT external clock sources. This register is a 32-bit register.

31	30	29	28	27	26	25	24	23 2	2 21	20	19	9 18	17	16	15	14	13	12	11	10	9	8	7	6	5			3 2		- L	0
						TIMERCSEL					TIMERDIV										WDTCSEL						WDTDIV				
0	0	0	0	0	1	000				0х	<b>(</b> 01				0	0	0	0	0	l	000						<b>0x0</b> 1	L			
						RW				R	w										RW						RW				
								RW     RW     RW       26     TIMERCSEL     Timer Clock source select bit       24     000     LSI       100     MCLK       101     HSI       110     MOSC       111     SOSC       23     TIMERDIV       16     0x00 : disabled       0xN : (selected clock ) / N       To change the value, set 0x0 first without changing TIMERCS														CSE									
								10 8 7		VDTO				V 0 1 1 1 1 1 V	VDT 00 00 01 10 11 VDT	Cloc	ik so LSI MCL HSI MOS SOS(	urce K SC C divid	e sele												
								0						0	xN :	(sel	able ecte e the	d clo			x0 fir	rst w	vithc	out c	hang	gir	ng W	DTC:	SEL		



### A77F(`A]gWY``UbYcig'7`cW\_'7cbHfc``FY[]ghYf'(`

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. ADCCSEL bits and ADCDIV bits of MCCR4 are used as ADC external clock sources. UARTCSEL bits and UARTDIV bits of MCCR4 are used as UART clock sources. If it is used as UART, this register must be set.

MCCR4=0x4000	00A8
1010014-004000	_0070

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						SEL						DIV										CSEL									
						ADCCSEL						ADCCDIV										UARTCSEL						UAKICUIV			
0	0	0	0	0		000					0х	:01										000					0x	01			
						RW					R	w										RW					R	w			
								2	6	A	DCC	SEL			A	DC (	clocl	k sol	urce	sele	ct bi	t									
								2	4						0	00		LSI													_
															1	00		MCL	.K												
																01		HSI													
																10		MOS													
																11		Rese													
									3	A	DCC	DIV				-		k N c		er											
								1	.6									able			/ • •										
																	•	ecte				o fi	rc+		ut cl				CCEI		
								1	.0	11	ΛDT	CSEL					-				ect b		ISL W	itiio	utci	lang	ing .	ADC	CSEL		
								8		0,		CJLL	•			00		LSI	Juice	2 301		Л									
								0								00		MCL	к												
																01		HSI													
															1	10		MOS	SC												
															1	11		sos	С												
								7	'	U	ART	CDIV	/		ι	JART	Clo	ck N	divi	der											
								0	)									able													
																		ecte													
															Т	o ch	ange	e the	e val	ue, s	et 0	x0 fi	rst w	vitho	ut cl	nang	ing	UAR	TCSE	L	



## :ibWfjcbU<sup>\*</sup>8 YgWfjdhjcb<sup>\*</sup>

### 7`cW\_'7cb**2**[[if**Uh]**cb'

To configure the clock, see Clock Configuration Procedure.

### 7 cb2][ifY7`cW\_'Cih2cf'Acb]hcf]b['5WhiU'7`cW\_'Cihdih

Use the following procedure to configure clock out for monitoring actual clock output:

- 1. Enable the Port C peripheral and clock in the SCU PER1 and PCER1 registers.
- 2. Unlock the Port Controller using the PORTEN register as defined in Port Control Unit (PCU).
- 3. Enable the Alternative function 01b for pin 9 on PORT C through the PCC\_MR register.
- 4. Set the Pin type for pin 9 on Port C to output (00b).
- 5. Lock the Port Controller by writing any value to the PORTEN register.
- 6. Set bit 4 of the Clock Output Register (COR) register to enable the output.
- 7. Configure CLKODIV to the desired output divider.

### 6 i ]`H]b`GY`Z7 U`]VfUh]cb`



The self-calibration block has a 4-fine trim value which is configurable. The calibration value is changed until the frequency of INTOSC crosses the target frequency level. 8 steps up trim and 8 steps down trim are available with a 0.7% difference in each step.

The update period is decided by the reference clock counter value.

When the BISC function is enabled, the factory calibration value is replaced by the self-calibration value. A minimum of 8 times the update period is required before changing the system clock to the INTOSC clock.



# )" Dcfh7cbhfc``Ib]hfD7IŁ'

## Cj Yfj ]Yk <sup>·</sup>

Port Control Unit (PCU) controls the external I/Os in the following manner:

- Sets pin function mux
- Sets external signal directions of each pin
- Sets interrupt trigger mode for each pin
- Sets internal pull-up register control and open drain control

Figure 5-1 shows a block diagram of the PCU.



<sup>: ][</sup> i fY') !%6`cW\_'8 ]U[ fUa '

Pull-up Enable



### :][ifY)!' #C Dcfh6`cW\_8]U[fUa fl, YbYfU`#C D]bgŁ

#### : ][ifY`) !& #C`Dcfhi6`cW\_'8]U[fUa`f587`UbX'9IhYfbU`CgW]`Uhcf`D]bgŁ

VDDIO







## D]b`Ai`h]d`YI]b[`

GPIO pins have alternative function pins. Table 5-1 shows pin multiplexing information.

DOFU	D D'		: I B7	7 H-СВ'	
DCFH	D=B	\$\$`	\$%	% <b>\$</b> `	%
	0	PA0*	T2IO		AIN0
	1	PA1*	T3IO		AIN1
	2	PA2*	SS	WDTO	AIN2
	3	PA3*	SCK	STBO	AIN3
	4	PA4*			AIN4
	5	PA5*			AIN5
	6	PA6*	T0IO		AIN6
PA	7	PA7*	T1IO		AIN7
17	8	PA8*	T2IO	T0IO	AIN8
	9	PA9*	T3IO	T1IO	AIN9
	10	PA10*			AIN10
	11	PA11*			AIN11
	12	PA12*	T0IO		
	13	PA13*	T1IO		
	14	PA14*	T2IO		
	15	PA15*	T3IO		
	0	PB0*	MPWMUH	SS	
	1	PB1*	MPWMUL	SCK	
	2	PB2*	MPWMVH	MOSI	
PB	3	PB3*	MPWMVL	MISO	
10	4	PB4*	MPWMWH		
	5	PB5*	MWMWL		
	6	PB6*	PRTIN		
	7	PB7*	OVIN		
	0	PC0	SWCLK*	RXD1	
	1	PC1	SWDIO*	TXD1	
	2	PC2*			
	3	PC3*			
	4	PC4*		T0IO	
	5	PC5*	RXD1	T1IO	
	6	PC6*	TXD1	T2IO	
PC	7	PC7*	SCL	T3IO	
	8	PC8*	SDA		VMRG
	9	PC9*	CLKO		
	10	PC10	nRESET*		
	11	PC11	BOOT*	T0IO	
	12	PC12*	T3IO		XIN
	13	PC13*	T2IO		XOUT
	14	PC14*	RXD0		
	15	PC15*	TXD0		
	0	PD0*	SS		
PD	1	PD1*	SCK		
	2	PD2*	MOSI	SCL	SXOUT
	3	PD3*	MISO	SDA	SXIN

### HUV`Y`) !%; D=C`5`HYfbUhjj Y`: i bWfjcb`

(\*) indicates default pin setting <sup>(2)</sup> indicates secondary port





## FY[]gh¥fg<sup>·</sup>

The base address of the PCU block is 0x4000\_1000.

Register access is globally masked by the PORTEN register. To change register values except the PORTEN register, enable port access in advance.

B5 A 9 <sup>·</sup>	65G9 <sup>-</sup> 588F9GG <sup>-</sup>
PCA	0x4000_1000
PCB	0x4000_1100
PCC	0x4000_1200
PCD	0x4000_1300

HUV`Y`) !&`6 UgY`5 XXfYgg`cZ9 UW `Dcfh7 cblfc``

B5 A 9 <sup>·</sup>	C::G9H	HMD9 <sup>·</sup>	89G7F=DH=CB
PC <i>n.</i> MR	0x00	RW	Port <i>n</i> pin mux select register
PC <i>n.</i> CR	0x04	RW	Port n pin control register
PC <i>n.</i> PCR	0x08	RW	Port n internal pull-up control register
PCn.DER	0x0C	RW	Port n debounce control register
PCn.IER	0x10	RW	Port <i>n</i> interrupt enable register
PCn.ISR	0x14	RW	Port <i>n</i> interrupt status register
PCn.ICR	0x18	RW	Port <i>n</i> interrupt control register
	0x1C		Reserved
PORTEN	0x1FF0	RW	Port Access enable

### HUV`Y`) !' 'D7 I 'F Y[ ]ghYf A Ud'



### D7 5 "A F <sup>· · ·</sup>

### DCFH'5 D]b'AIL'FY[]ghYf'

This is the PA Port mode selection register. This register must be set properly before using the port to ensure it functions correctly.

PCA.MR=0x4000\_1000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PA	15	PA	14	PA	13	PA	12	PA	11	PA	10	P	A9	P	48	P/	47	P/	46	P/	45	Р	A4	P/	43	P	A2	P/	1	PA	0
Ī	0	0	0	0	00	)	0	0	0	0	0	0	(	00	0	0	0	0	0	0	0	0	(	00	C	0	(	00	0	0	0	0
	R	w	R	w	RV	v	R١	w	R	w	R	N	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	N	R۱	N

DCFH		G9 @97 H	=CB`6 =H`	
DCFH	\$\$ <sup>-</sup>	\$%	% <b>\$</b> `	‰
PA0	PA0*	T2IO		AIN0
PA1	PA1*	T3IO		AIN1
PA2	PA2*	SS	WDTO	AIN2
PA3	PA3*	SCK	STBO	AIN3
PA4	PA4*			AIN4
PA5	PA5*			AIN5
PA6	PA6*	T0IO		AIN6
PA7	PA7*	T1IO		AIN7
PA8	PA8*	T2IO	T0IO	AIN8
PA9	PA9*	T3IO	T1IO	AIN9
PA10	PA10*			AIN10
PA11	PA11*			AIN11
PA12	PA12*	T0IO		
PA13	PA13*	T1IO		
PA14	PA14*	T2IO		
PA15	PA15*	T3IO		



### D76 "AF<sup>•••</sup>

### DCFH'6 D]b'AIL'FY[]ghYf'

This is the PB Port mode select register. This register must be set properly before using the port o ensure it functions correctly.

PCB.MR=0x4000\_1100

31	3	02	9	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P	B15		PB	14	PI	313	PE	812	PB	11	РВ	10	Ρ	В9	P	B8	PI	B7	PI	B6	Ы	B5	Р	B4	Р	B3	Р	B2	PE	31	PB	80
	00		00	)	(	00	0	0	0	0	0	0	C	00	0	0	0	0	0	0	0	0	C	0	0	0	C	00	0	0	0	D
	RW		R۷	v	F	w	R	w	R	w	R١	N	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	N	R٧	N

		G9 @97	H+CB`6 +H	
DCFH	\$\$ <sup>.</sup>	\$%	% <b>\$</b> `	%
PB0	PB0*	MPWMUH	SS	
PB1	PB1*	MPWMUL	SCK	
PB2	PB2*	MPWMVH	MOSI	
PB3	PB3*	MPWMVL	MISO	
PB4	PB4*	MPWMWH		
PB5	PB5*	MPWMWL		
PB6	PB6*	PRTIN		
PB7	PB7*	OVIN		



### D77"AF<sup>···</sup>

### DCFH'7 D]b'AIL'FY[]ghYf'

This is the PC Port mode selection register. This register must be set properly before using the port to ensure it functions correctly.

PCC.MR=0x4000\_1200

31 30	29 2	28	27 26	25 2	1 2	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PC15	PC14	4	PC13	PC12		PC11	РС	10	Р	С9	Р	C8	P	C7	P	C6	P	C5	Р	C4	P	C3	Р	C2	P	C1	PC	:0
00	00		00	00		01	0	1	C	00	0	00	0	0	C	00	C	0	C	0	0	0	0	00	0	1	0	1
RW	RW	,	RW	RW		RW	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R۱	N

DCFH		G9 @97	H+CB <sup>-</sup> 6 +H <sup>-</sup>	
DCFR	\$\$ <sup>-</sup>	\$%	% <b>\$</b> `	%
PC0	PC0	SWCLK*	RXD1	
PC1	PC1	SWDIO*	TXD1	
PC2	PC2*			
PC3	PC3*			
PC4	PC4*		T0IO	
PC5	PC5*	RXD1	T1IO	
PC6	PC6*	TXD1	T2IO	
PC7	PC7*	SCL	T3IO	
PC8	PC8*	SDA		VMRG
PC9	PC9*	CLKO		
PC10	PC10	nRESET*		
PC11	PC11	BOOT*	TOIO	
PC12	PC12*	T3IO		XIN
PC13	PC13*	T2IO		XOUT
PC14	PC14*	RXD0		
PC15	PC15*	TXD0		



### D78 "AF" DCFH'8 D]b AIL FY[ ]ghYf"

This is the PD Port mode selection register. This register must be set properly before using the port to ensure it functions correctly.

PCD.MR=0x4000\_1300

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD	15	PC	014	PD	13	PD	12	PD	11	PD	10	Р	D9	PI	28	P	07	PI	D6	PI	D5	P	D4	P	D3	P	D2	P	01	PC	00
Ī	0	0	C	00 00 00 00		0	(	00	0	0	0	0	0	00	C	0	C	0	C	00	C	00	0	0	0	0						
	R	w	R	w	R	w	R١	N	R	w	R	w	R	w	R	w	R	N	R	w	R	w	R	w	R	w	R	w	R	N	R۱	N

		G9 @97	H≠CB`6 <del>+</del> I'	
DCFH	\$\$ <sup>-</sup>	\$%	% <b>\$</b> `	%
PD0	PD0*	SS		
PD1	PD1*	SCK		
PD2	PD2*	MOSI	SCL	SXOUT
PD3	PD3*	MISO	SDA	SXIN

### D7 b'7 F DCFH'b'D]b'7 cbffc``FY[ ]ghYf f91 WYdhZcf D7 7 '7 FŁ

This register is used for input or output control of each port pin. Each pin can be configured as input pin, output pin, or open-drain pin.

PCA.CR=0x4000\_1004, PCB.CR=0x4000\_1104, PCD.CR=0x4000\_1304

I	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	P	15	P	14	P1	3	P1	12	Р	11	P1	LO	F	9	Р	8	Р	7	P	6	P	5	P	4	F	93	P	2	P	1	Р	0
Ī	1	1	1	1	1	1	1	1	1	1	1	1	1	11	1	1	1	1	1	.1	1	1	1	1	1	1	1	1	1	.1	1	.1
	R	w	R	w	RV	N	R١	N	R	w	R۱	N	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w

Pn	Port	control
	00	Push-pull output
	01	Open-drain output
	10	Input
	11	Analog

### D7 7 '7 F DC F H 7 D]b 7 cbfc F Y[ ]ghYf

This register is used for input or output control of each port pin. Each pin can be configured as input pin, output pin, or open-drain pin.

PCC.CR=0x4000_12	04
------------------	----

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	P1	.5	P	14	P1	13	P	12	P	11	<b>P</b> 1	LO	F	9	P	8	Р	7	F	96	F	5	F	24	F	3	F	2	Р	1	Ρ	0
	11	1	1	1	1	1	1	1	1	0	1	0	1	11	1	1	1	1	1	1	1	.1	1	11	1	.1	1	1	1	0	1	0
	RV	N	R	w	R	w	R	N	R	w	R	N	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	N	R۱	N

Pn	Port	control
	00	Push-pull output
	01	Open-drain output
	10	Input
	11	Analog

### D7 b'D7 F' DCFH'b'Di``!i d'FYg]ghcf'7 cbhfc``FY[]ghYf'f91 WYdh'Zcf`` D7 7 'D7 FŁ'

Every pin in the port has on-chip pull-up resistors which can be configured by the PCn.PCR registers.



n	PUEn	Port pull-up control
		0 Disable pull-up resistor
		1 Enable pull-up resister



### D7 7 'D7 F' DCFH'7 'Di ``!i d'FYg]ghcf'7 cbhfc`'FY[ ]ghYf'

Every pin in the port has on-chip pull-up resistors which can be configured by the PCC.PCR registers.

PCC.PCR=0x4000\_1208 15 14 13 11 10 9 8 6 2 0 12 7 5 4 3 1 PUE14 PUE10 PUE15 PUE13 PUE12 PUE11 PUE1 PUE9 PUE8 PUE7 PUE6 PUE5 PUE4 PUE3 PUE2 PUE0 0C03 RW n PUEn Port pull-up control 0 Disable pull-up resistor 1 Enable pull-up resister

### D7 b'8 9 F DC F H'b'8 YVci bWY 9 bUV Y F Y[ ]ghYf

Every pin in the port has a digital debounce filter which can be configured by the PCn.DER registers.

PCA.DER=0x4000\_100C, PCB.DER=0x4000\_110C PCC.DER=0x4000\_120C, PCD.DER=0x4000\_130C

												-			-	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
PDE15	PDE14	PDE13	PDE12	PDE11	PDE10	PDE9	PDE8	PDE7	PDE6	PDE5	PDE4	PDE3	PDE2	PDE1	PDE0	
							00	00								
							R	w								ļ
					PDE	n	P 0		ble deb	ble ounce fil ounce filt						
							-	Ena								

### D7 b"+9F DCFH"b"+bhYffi dh'9bUV`Y'FY[]ghYf"

The entire pin can be an external interrupt source. The trigger interrupt and level trigger interrupt are supported. The Interrupt mode can be configured by setting the PCn.IER registers.

PCA.IER=0x4000\_1010, PCB.IER=0x4000\_1110 PCC.IER=0x4000\_1210, PCD.IER=0x4000\_1310

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PIE	15	PIE	14	PIE	13	PIE	12	PIE	11	PIE	10	PI	E9	PI	E8	PI	E7	PI	E6	PI	E5	PI	E4	PI	E3	PI	E2	PI	E1	PI	EO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0
R١	N	R	w	R١	N	R	w	R	w	R١	N	R	w	R	N	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R١	w

PIEn	Pin i	interrupt enable
	00	Interrupt disabled
	01	Enable interrupt as level trigger mode
	10	Reserved
	11	Enable interrupt as edge trigger mode



### D7 b"=GF DC F H`b`=bhYffi dh`GhUhi g`F Y[ ]ghYf`

When an interrupt is delivered to the CPU, the interrupt status can be detected by reading the PCn.ISR register. The PCn.ISR register reports the interrupt source pin and type of interrupt.

PCA.ISR=0x4000_1014, PCB.ISR=0x4000_1114
PCC.ISR=0x4000_1214, PCD.ISR=0x4000_1314

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PIS	15	PIS	514	PIS	513	PIS	12	PIS	511	PIS	510	PI	189	Ы	<b>S</b> 8	PI	S7	PI	S6	PI	S5	PI	S4	Ы	<b>S</b> 3	PI	<b>S2</b>	PI	<b>S1</b>	PI	S0
Ī	0	0	0	0	0	0	0	0	0	0	0	0	C	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	R	N	R	w	R	w	R۱	N	R	w	R	w	R	W	R	w	R	W	R	w	R	w	R	w	R	w	R	w	R	w	R	w

PISn	Pin i	nterrupt status									
	00	No interrupt event									
	01	Low level interrupt or Falling edge interrupt event is									
		present									
	10	High level interrupt or rising edge interrupt event is									
		present									
	11 Both of rising and falling edge interrupt event is present edge trigger interrupt mode.										
		Not available in level trigger interrupt mode									

### D7 b"\F F DC F H`b`\tehYffi dh'7 cbffc``F Y[ ]ghYf`

This is the Interrupt Mode Control register.

PCA.ICR=0x4000_1018, PCB.ICR=0x4000_1118
PCC.ICR=0x4000_1218, PCD.ICR=0x4000_1318

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PIC	215	PIC	:14	PIC	13	PIC	.12	PIC	.11	PIC	:10	PI	C9	PI	C8	PI	C7	PI	C6	PI	C5	PI	C4	PI	C3	PI	C2	PI	C1	PI	со
0	0	0	0	0	0	0	0	0	0	0	0	C	00	0	0	0	0	0	0	0	0	0	0	C	00	0	0	0	0	0	0
R	w	R	w	R	w	R	N	R	w	R	N	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R۱	w

Pin interrupt mode
00 Prohibit external interrupt
01 Low level interrupt or Falling edge interrupt mode
10 High level interrupt or Rising edge interrupt mode
11 Both rising and falling edge interrupt mode.
No support for level trigger mode



### DCFH9B<sup>·</sup>

### Dcfh5WWYgg<sup>•</sup>9bUV<sup>•</sup>Y<sup>•</sup>

The Port Access Enable (PORTEN) registers enable register-writing permissions for all PCU registers.

PORTEN=0x4000\_1FF0





## :ibWijcbU`8YgW]dhjcb`



:][ifY`)!(':ibWf]cbU`6`cW\_'8]U[fUa'

When the input functions of I/O port are used by the Pin Control register, the output function of I/O port is disabled. The Port function differs according to the the Pin Mux register.

The Input Data register captures the data present on the I/O pin or debounced input data at every GPIO clock cycle.



When the debounce functions of input data are used by the Debounce Enable register, the external input data is captured by the Debounce CLK.

- If CNT Value is "01", Debounced Input Data is "1"
- If CNT Value is "10", Debounced Input Data is "0"

It is possible to change the Debounce CLK of each port group used by the MCCR4~5 register.



:][ifY`)!)"8YVcibWY`@c[]W`



:][ifY`)!\*"Dcfh8YVcibWY`9IUad`Y`



## \* "; YbYfU`Di fdcgY`#C`fl, D=CŁ

## Cj Yfj]Yk<sup>·</sup>

Most pins except dedicated function pins can be used as general I/O ports. General input/output ports are controlled by the GPIO block.

- Output signal level (H/L) select
- Read Input signal level



:][ifY`\*!%6`cW<u></u>'8]U[fUa '

## D]b<sup>\*</sup>8 YgW]dh]cb<sup>\*</sup>

#### HUV`Y`\* !%91 hYfbU`G][ bU`

D=B <sup>·</sup> B5A9 <sup>·</sup>	HMD9	89G7F=DH=CB
PA	IO	PA0 – PA15
PB	0	PB0 – PB7
PC	0	PC0 – PC15
PD	IO	PD0 – PD3





## FY[]ghYfg<sup>·</sup>

The base address of GPIO is 0x4000\_2000 and the register map is described in Table 6-2 and Table 6-3.

#### HUV`Y`\* !&`6 UgY`5 XXfYgg`cZ9 UW `Dcfhi

B5 A 9 <sup>-</sup>	65G9 <sup>-5</sup> 88F9GG <sup>-</sup>
PA PORT	0x4000_2000
PB PORT	0x4000_2100
PC PORT	0x4000_2200
PD PORT	0x4000_2300

#### HUV`Y`\* !' '; D=C`F Y[ ]ghYf A Ud'

B5 A 9 <sup>-</sup>	C::G9H	HMD9 <sup>·</sup>	89G7F=DH=CB	F9G9H'J5@9'
Pn.ODR	0x00	RW	Port n Output data register	0x00000000
Pn.IDR	0x04	RO	Port n Input data register	0x00000000
Pn.BSR	0x08	WO	Port n Pin set register	0x00000000
Pn.BCR	0x—0C	WO	Port n Pin clear register	0x00000000

### Db'C8F'DCFH'b'Cihdihi8UHJFY[]ghYf'

When the pin is set as output and GPIO mode, the pin output level is defined by the Pn.ODR registers.

											PA.ODR=	=0x4000_	2000, PB.	ODR=0x4	000_210
											PC.ODR=	0x4000_	2200, PD.	ODR=0x4	000_230
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							0	DR							
							00	00							
							R	N							
					ODR		Р	in outpu	ıt level						
							0	Out	put low	level					
							1	Out	put high:	level					

### Db"=8 F DCFH"b"=bdi h'8 UHU FY[]ghYf"

Each pin level status can be read in the Pn.IDR register. Even if the pin is in alternative mode except analog mode, the pin level can be detected in the Pn.IDR register.

												-	2004, PB		_
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ID	R							
							00	00							
							R	о							
					IDR		Р	in curre	nt level						
							0	The	pin is lo	w level					
							1	The	pin is hi	gh level					


### Db'6 GF DC FH'b'6 ]hGYhF Y[ ]ghYf

Pn.BSR is a register for controlling each bit of the Pn.ODR register. Writing a '1' into the specific bit will set a corresponding bit of Pn.ODR to '1'. Writing '0' in this register has no effect.

													-		000_2108 000_2308
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							BS	SR							
							00	00							
							w	0							
•															
					BSR		Р	in curre	nt level						
							0	Not	effect						
							1	Set	correspo	ndent k	oit in Pn.C	DDR regi	ster		

## Db'67F'DCFH'b'6]h7`YUF'FY[]ghYf'

Pn.BCR is a register for controlling each bit of the Pn.ODR register. Writing a '1' into the specific bit will set a corresponding bit of Pn.ODR to '0'. Writing '0' in this register has no effect.





## :ibWfjcbU<sup>\*</sup>8 YgW]dhjcb<sup>\*</sup>



:][ifY`\*!&`:ibWf]cbU`6`cW\_'8]U[fUa`

When configured as output, the value written to the GPIO Output Data register is output on the I/O Pin.

When setting the Bit Set register, the GPIO Output Data register sets the High. When setting the Bit Clr register, the GPIO Output Data register sets the Low.

The Input Data register captures the data present on the I/O pin or Debounced input data at every GPIO clock cycle.



# +":`Ug\'A Ya cfm7 cblfc``Yf'

## Cj Yfj]Yk <sup>·</sup>

The Flash Memory Controller is an internal Flash memory interface controller with the following features:

- 64/32 KB Flash memory with protection bits
- 32 word length program or erase at a time
- Bulk erase for 64/32 KB memory at a time
- 32 word size OTP area
- 50 ns Flash access read time
- 0-wait (under 20 MHz), 1-wait, 2-wait, and pre-fetch (read acceleration) access support
- Uses internal 40 MHz OSC clock for Erase/Program timing control

Start address		WPROT	Size	
0x0000_0000		WP[0]	4KB	
0x0000_1000		WP[1]	4KB	
0x0000_2000		WP[2]	4KB	
0x0000_3000		WP[3]	4KB	
0x0000_4000		WP[4]	4KB	
0x0000_5000		WP[5]	4KB	
0x0000_6000		WP[6]	4KB	
0x0000_7000	FLASH MEMORY	WP[7]	4KB	
0x0000_8000	64KB	WP[8]	4KB	
0x0000_9000		WP[9]	4KB	
0x0000_A000		WP[10]	4KB	
0x0000_B000		WP[11]	4KB	
0x0000_C000		WP[12]	4KB	
0x0000_D000		WP[13]	4KB	
0x0000_E000		WP[14]	4KB	
0x0000_F000		WP[15]	4KB	

:][ifY`+!%6`cW\_`8]U[fUa`



## FY[]gh¥fg<sup>·</sup>

The base address of the Flash Memory Controller is listed in Table 7-1.

#### HUV`Y`+!%: `Ug\ `A Ya cfmi7 cblfc``Yf`6 UgY'5 XXfYgg`

NAME	BASE ADDRESS
Flash Controller	0x4000_0100

Table 7-2 shows the Register memory map.

B5 A 9 <sup>-</sup>	C::G9H	HMD9 <sup>·</sup>	89G7F=DH=CB	F9G9H <sup>·</sup> J5@29 <sup>·</sup>
FM.MR	0x0004	RW	Flash Memory Mode Select register	0x01000000
FM.CR	0x0008	RW	Flash Memory Control register	0x05000000
FM.AR	0x000C	RW	Flash Memory Address register	0x00000000
FM.DR	0x0010	RW	Flash Memory Data register	0x00000000
FM.TMR	0x0014	RW	Flash Memory Timer register	0x00018FFF
FM.TICK	0x001C	R	Flash Memory Tick Timer	0x00000000
FM.CRC	0x0020	R	Flash CRC16 check value	0x00000000
FM.CFG	0x0030	RW	Flash Memory Configuration value	0x00008200
FM.HWID	0x0040	R	Second HW ID for AC30M1x64/1x32	0x30146400
BOOTCR	0x0074	RW	Boot ROM clear, SRAM Remap register	0x0000000
FM.WPROT	0x0078	RW	Write Protection register	0x00FFFF00
FM.RPROT	0x007C	RW	Read Protection register	0x00000FF

#### HUV`Y`+!&`: A7 `F Y[ ]ghYf `A Ud`



## : A "A F `: `Ug\ `A Ya cfmA cXY`F Y[ ]ghYf`

This is an internal 32-bit Flash memory mode register.

																											FN	И.М	R=0	x40	00_	0104
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	3	2	1	0
							IDLE	TESTEN	AMBAEN	PROTEN				TRMEN	TRM							FEMOD	FMOD					ACODE				
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				C	)x00	)			
							Ж	R	R					R	R							Я	R					RW				
						-	24		IDLE			0	)			Flas	h Idl	e sta	ate b	oit ("	0″ m	nean	s fla	sh b	usy	for F	GN	Λοι	r ER	S)		
												1								oit ("												
						-	23		TES	ΓEN		0	)			Flas	h tes	st re	giste	er dis	able	e ("O	" me	eans	can	not	set	TES	ST r	eg)		
						_			(test			1								er en			' me	ans	can	set	TES	ST re	eg)			
							22		AM	BAE	N	0								able												
						-						1								able			-									
							21		PRO	TEN		0					•			n reg	giste	r di	sabl	e ("	1 "0	nea	ns	can	no	t ac	ces	SS
												1				Flas	h p	rote	egis ctio egis	n re	egist	er e	enak	le	("1"	m	ear	ns (	can	ac	ces	<b>S</b> S
						-	17		TRM	1EN		0	)			TRIN	/I mo	ode	disa	bled	stat	us										
						_						1				Trim	n mo	de e	entry	/ stat	:us(r	ead	only	')								
							16		TRIV	1		0	)			TRIN	/I mo	ode	disa	bled												
						-						1								s(rea						with	TR	ME	N			
							9		FEM	IOD		0						-		erase					1							
						-	•					1								y sta												
							8		FMC	טנ		1						-		erase							<u>ь г</u>		20			
						-	7		ACO	DE				• A5						us(re y seo			mu	st De	e set	witi			JU			
							0		700	υL				• 5A						y sec / seq	•											
							v						$1 \rightarrow$							ry se												
													i6 →							y se	-											
												-	9 →							, htry :			e (te	st o	nly)							



## : A '7 F `: `Ug\ `A Ya cfm7 cblfc``F Y[ ]ghYf ``

This is an internal Flash memory control register. FM.CR[17:0] bits can be accessed while Flash mode entry is activated. FMCR[31:28] bits can be accessed in Trim mode.

																											FN	1.CR:	=0x40	000_0	0108
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OTP3	OTP2	OTP1	ОТРО								TMREN			TEST		VPPOUT	EVER	PVER	BLKE	DMYE	OTPE	AEE	AEF	SUBACT	PPGM	PMODE	WE	PBLD	PGM	ERS	PBR
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2	≥	≥	≥								2			≥	2	2	2	2	≥	≥	≥	2	2	2	2	2	2	2	≥	≥	2
RW	RW	RW	RW								RW			RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
							31		OTF	2			-	0 1		OTP	, are	a 3 a	acces	ss er	nable	e (us	er c	an a	cces	s)					_
							30		OT	2			(	0 1							nable										_
							29		OT	21				0																	-
													-	1							ena used						ess i	n a	cert	ain	_
							28		OT	0				0				_									,				_
														1		are		a U	acce	ess e	enab	ie (i	user	can	not	era	se/p	rogr	am	this	
							20		ΤM	REN			(	0			,	ck tir	ner	enal	ble										-
													-	1				k tin								.1. 11 -					
																	tir derge		run	is d	oy s	yste	m	CIOCI	κw	niie	PG	IVI	or	ERS	
							17		TES	Т			(	00			-	opei	ratio	n											-
							16						(	01		(rea	ıd) R	ow v	/olta	ge n	node	è									_
														01							ograr	n									_
													-	10				w pr													-
							15		VD	00	r			11 0		All I	Row	prog	gram	1											-
							13		VFF	00	1			1		Cha	rge	oum	aV a	οα	utpu	t									-
							14		EVE	R				0			.9-		<u> -  </u> -	1		-									_
														1		Eras	se ve	erify	mod	le											_
							13		PVE	R			-	0																	_
							12		BLK	'C				1 0		Pro	gran	ı ver	ity n	node	ē										-
							12		DLN	L.			_	1				e wr	ite e	enab	ole fo	or fu	ıll cl	hip ۱	writi	ng t	o sa	ive p	orogi	am	_
							11		DM	YF			(	0		tim	e														-
													-	1		DUI	MM	/ are	a en	able	2.										-
							10		OTF	PE			(	0																	_
														1		OTP	o are	а А,	В, С,	, D e	nab	e (u	ser	cann	not a	cces	s ot	p dir	ectly	/)	_
							9		AEE				-	0		Due			-  -   -	<b>D</b> -											_
							8		AEF					1 0		Pre	PGN	/I ena	able	, Ра	ge b	uffe	r set	aut	oma	atica	lly				_
							0						-	1		All e	erase	- 64/	/32K	Всо	de a	rea	ena	ble							-
							7		SUE	BACT	-			0		(		1/													-
														1		SUE	8 Act	ive r	node	e (Sy	vsten	n clc	ock ι	inde	er 1N	/Hz)					-
							6		PPC	δM			-	0																	_
										000				1		Pre	-PGN	Л for	<sup>-</sup> Era	se o	pera	tion	(pre	e-pro	ogra	m be	efore	e era	ise)		_
							5		чΝ	ODE			-	0		DN //		000	blo	v 44.	ress	nath	cha	nair	<u>ا مرا</u>						-
							4		WE					1 0		rivi		end	มเย(/	-uul	622	μαιΓ		nigit	שי)						-
							-7							1		Wri	te er	nable	5												-
																															-



3	PBLD	0		
		1	Page buffer load(WE should be set)	
2	PGM	0		
		1	Program mode enable	
1	ERS	0		
		1	Erase mode enable	
0	PBR	0		
		1	Page buffer reset	

## : A '5 F `: `Ug\ `A Ya cfm5 XXfYgg`F Y[ ]ghYf`

This is an internal Flash memory program, erase address register.



### : A '8 F ': `Ug\ 'A Ya cfm8 UHJ F Y[ ]ghYf'

This is an internal Flash memory program data register.



### : A 'HAF: `Ug\ `AYa cfmH]a Yf FY[ ]ghYf`

This is an internal Flash memory timer value register (18-bit). The Erase/Program timer runs up to {TMR[17:0]}.





### : A '8 = F HM' : `Uq\'

## :`Ug\`A Ya cfmi8]fhmi6]hF Y[]ghYf`

FMDRTY is the internal Flash memory dirty bit clear register.

																											FN	1.DR	=0x4	000_	011
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															FDI	RTY															
														0	0000	0 00	00														
														•		/0															
								3	1	F	DIRT	Y			V	Vrite	any	valı	ue h	ere,	cach	ie lir	ne fi	ll fla	g wil	l be	clea	red			
								0																							

### : A 'H=7 ?:`Ug\ `A Ya cfmiH]W\_`H]a Yf `F Y[ ]ghYf`

This is an internal Flash memory tick timer register.

FM.TICK=0x4000\_011C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																						FT	іск								
0	0	0	0	0	0	0	0	0	0	0	0	0	0									0x0	0000								
																						R	w								
								1 0	-		FTIC	К			F	CLK	clo	ck w	hile	Flas		GΜ							/IR ru wher		

## : A '7 F7 : `Ug\ '7 F7 '7 \ YW\_ FY[ ]ghYf '

FMCRC is the CRC value resulting from read accesses on internal Flash memory.





FM.CFG=0x4000\_0130

## : A '7 : ; `: `Ug\ `A Ya cfmi7 cb2][ i fUh]cb `F Y[ ]ghYf``

This is an internal Flash memory Configuration register. This register has the same address as the FMTRIM0 register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						w	RITEI	KEY								HRESPD			TESTCLK				WAIT	CRCINIT	CRCEN				Reserved		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0				-		
																RW			RW			RW	RW	RW	RW						
							31 16		WR	ITEK	ΈY					Wri	te ke	ey Ox	(785	8											_
							15		HRE	SPC	IS		(	0								•				/I are AME				ash	
														1		bus This	s (HF s bit	RESP	is A / be	MBA writ	AH ten	B sig in A	gnal)			) of and					
							12		TES	TCL	¢			0		Set OS This	"1" C s bit		use : ly be	syste e wri	em k itten	in <i>i</i>	cloc	k ins	stea	d of and					
							9 8		WA	IT								s on ) mu					AMB	A m	ode	and	MS	B 16	5-bit	(bit	
														00				, 00, 1					cycle	e (0-	wait	:)					
													(	01		WA	IT is	01, 1	flash	асс	ess i	n 2	cycle	es (1	wa	it)					
														10												it) –	defa	ult			_
														11		Not In p Pro Use pro	e) ore-f ograr r m ograr	n/Er nust n/er	mo ase exi ase	de, ( oper t fro flash	OTP atio om i me	(0x: n w pre mor	3F00 ould -fetc Ƴ	00x not h r	x~0> woi nod	(3F0) rk co e to	rrect	tly. ad	ОТР		
							7		CRC	INIT	-			0		It sl cale	houl culat	d be	res	et ag	gain	befo	ore r	ead		be ii h to				C16	-
							6		CRC	EN				0		CRC	216 e	enab	le					·	flas	h rea	ad tir	ninį	5		_



## : A "< K =8 ' : `Ug\ `< Uf Xk Uf Y`=8 `F Y[ ]ghYf ` '

The Flash Hardware ID register is a 32-bit read-only register for correct size information.

																										F	м.н	WID	=0x4(	000_	0140
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															FH\	NID															
														0>	(3014	4_64	00														
															I	2															
								3	1	FH	IWI	)			F	lash	НW	ID re	egist	er											
								0							lt	t ret	urns	size	opti	ion \	/alue	s									
															0	x30	L464	00:	64K	B fla	ash p	rodu	ict o	ptic	n						
															0	x30	1432	200 :	32K	B fla	ash p	rodu	ict o	ptic	n						
															0	x301	F00	00 :	wro	ng s	ize o	ptio	n co	de,	64KE	3 flas	sh er	nable	е		

## 6 CCH7 F 6 cch FCA FYa Ud 7 YUF FY[]ghYf

The Boot ROM remap clear register is an 8-bit register.

6	5	4	-			
			3	2	1	0
		SREMAP				BOOTROM
0	0	0	0	0	0	1
						R
			When this bit is address. This bit I Flash memory als enable Boot Mode (only o This bit is used t	set, SRAM will ocation can be ac o can be read at can be written in o clear boot loac	ccessed in AMBA t 0x3000_0000 w boot loader mod ler mode at end	mode while SREAMP le) of boot code,
	0	4 SRE	4 SREMAP	4 SREMAP SRAM remap enal When this bit is address. This bit I Flash memory als enable 0 BOOTROM Boot Mode (only o This bit is used t	4 SREMAP SRAM remap enable register   When this bit is set, SRAM will   address. This bit location can be ad   Flash memory also can be read at   enable   0 BOOTROM   Boot Mode (only can be written in   This bit is used to clear boot load	4 SREMAP SRAM remap enable register When this bit is set, SRAM will be located at address. This bit location can be accessed in AMBA Flash memory also can be read at 0x3000_0000 v enable

Note) SREMAP bit can be writable when AMBA mode is enabled

FM->MR=0x81;	
FM->MR=0x28;	// AMBA mode enter
	<pre>// change BOOTCR[4](SREMAP) value</pre>
FM->MR=0;	// AMBA mode exit



31

0

FM.RPROT=0x4000\_017C

### : A 'K DF CH'

## :`Ug\`AYacfmiKf]hY`DfchYWF]cb`FY[]ghYf`

This is an internal Flash memory write protection register. This register is updated from the OTP area of Flash during boot sequence; users cannot write to this register or clear any bit directly.

																										۶N	1.WP	ROT	=0x4	000_	0178
1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			WP	PEN																			v	VP							
)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0								0xI	FFF							
																							R	w							
								3	1	WP	PEN				,	Writ	e Pro	otect	t Acc	ess	Ena	ble									
								2	4						9	Secto	ors C	)-1: (	)x98												
															9	Secto	ors 2	2-15:	0x8	7											
								1	.5	W	/P				S	ecto	or(4k	(B bl	ock	each	ı) pr	otec	t								
								0	)						E	ach	bit	enab	ole w	/rite	pro	otect	cor	resp	ondi	ng 4	K bl	ock	whe	n W	Р
															ł	oit is	set	('1')	. (Wi	rite i	prot	ect e	enab	led a	at bo	oot)					

## : A 'F DF CH' : `Ug\`A Ya cfmF YUX`Df chYWF]cb`F Y[]ghYf`

\_\_\_\_

This is an internal Flash memory read protection register. This register is updated from the OTP area of Flash during boot sequence; therefore, users cannot write to or clear any bit directly.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LOCK2	LOCK1	JTAGDIS			-										-												RP	EN			
0	0	0			-										-												0x	FF			
RO	ß	RO																									R	w			

31	LOCK2	Read protection level 2 state flag
30	LOCK1	Read protection level 1 state flag
29	JTAGDIS	JTAG disable state flag
7	RPEN	Read Protection Enable/Disable
0		By default, read protection disable (FM.RPROT = 0xFF)
	LOCK1	Read protection level 1
		Code protection mode enable, debug can be connected
		Write 0x39 to activate LOCK1 (only can be written in Unlock state)
		Code in SRAM or debugger cannot read flash area
		When flash was read from SRAM or debugger, 0xA5A5A5A5 will
		be return as read data
	LOCK2	Read protection level 2
		Code protection mode enable, debug cannot be connected
		Write any value except 0x39(include 0xFF) to activate LOCK2
		(only can be written in Unlock state or LOCK1)
		When Flash was read from SRAM, 0xA5A5A5A5 will be return as read data



## :ibWijcbU`8YgW]dhjcb`

The Flash memory controller is an internal Flash memory interface controller which primarily controls the programming of Flash memory and preparing read data to be requested from the bus.

## :`Ug\'Cf[Ub]nUhjcb'

The 64 Kbytes code Flash memory consists of 512 pages which have a uniform 128 byte page size. The Flash controller allows reading or writing of Flash memory data. This memory is located at 0x0000\_0000 address on the system memory map. The system expects the code to be executed on boot to be located at address 0x0000\_0000. There is no ability to change this address on the Cortex M0.

## :`Ug\`FYUX`CdYfUhjcb`

The Flash data read operation is requested from the bus. The Flash controller responds to the request. The wait time should be correctly defined because the bus speed is usually faster than the Flash data access time. The Flash data access time is 20 Mhz on the Z32F0642 device.

## :`Ug\`Dfc[fUa`CdYfUh]cb`

Erase and Program access of Flash memory is available only in Flash mode. Once in Flash mode, Flash cannot be read normally; therefore, self-programming is not supported. The Flash program erase operations must be performed by the execution program in SRAM memory.

For every erase operation, a pre-program operation MUST be performed first, to prevent over-erase of Flash memory cells. Programming and erase operations use the 40 Mhz internal oscillator, so the HSI internal oscillator must be enabled and selected.

Erase operations can be either a page (32 words) or the entire chip. Programming can be a single word or a page.

## :`Ug\'9fUgY'UbX'Dfc[fUa'9|Uad`Yg"

To erase a sector:

- A. Flash mode enable to write FM.CR register (write 0x5A and then write 0xA5 into FMMR)
- B. Set PMODE bit first
- C. Wait until IDLE bit of FM.MR register becomes "1"
- D. Set target Page address in FM.AR
- E. Set FM.TMR register to be 0.5ms operation (based on 40MHz Int OSC clock)
- F. set PPGM, WE, PGM bits of FMCR
- G. Wait until IDLE bit of FM.MR register become "1" after pre-program
- H. Clear WE, PGM bits of FMCR
- I. Wait 5us
- J. Clear PPGM bit of FM.CR
- K. Wait 30us before returning to normal operation
- L. Clear PMODE bit of FM.CR
- M. Clear Flash mode (write 0x00 into FM.MR)
- N. Insert at least 2 NOPs, and return to normal operation
- O. Flash mode enable to write FM.CR register (write 0x5A and then write 0xA5 into FM.MR)
- P. Set PMODE bit first



- Q. Wait until IDLE bit of FM.MR register becomes "1"
- R. Set FM.TMR register to be 2.5ms operation (based on 40 MHz Int OSC clock)
- S. Set target Page address in FM.AR
- T. set WE, ERS bits of FM.CR
- U. Wait until IDLE bit of FM.MR register become "1" after erase
- V. Clear WE, ERS bits of FM.CR
- W. Wait 30us before returning to normal operation
- X. Clear PMODE bit of FM.CR
- Y. Clear Flash mode (write 0x00 into FM.MR)
- Z. Insert at least 2 NOPs, and return to normal operation

To Program a page (after erase):

- A. Flash mode enable to write FM.CR register (write 0x5A and then write 0xA5 into FM.MR)
- B. Set PMODE bit first
- C. Wait until IDLE bit of FM.MR register becomes "1"
- D. Set PBR bit of FM.CR and clear PBR bit of FM.CR(page buffer reset)
- E. Set target Page address in FM.AR
- F. Set PBLD bit of FM.CR to load data into page buffer
- G. Write word(32-bit) data into FM.DR (max 32 words), address increased automatically based on word address
- H. Clear PBLD bits of FM.CR
- I. Set target Page address in FM.AR again
- J. Set FM.TMR register to be 2.5ms operation (based on 40MHz Int OSC clock)
- K. Set WE, PGM bits of FM.CR
- L. Wait until IDLE bit of FM.MR register become "1" after program
- M. Clear WE, PGM bits of FM.CR
- N. Wait 30us before returning to normal operation
- O. Clear PMODE bits of FM.CR
- P. Clear Flash mode (write 0x00 into FM.MR)
- Q. Insert at least 2 NOPs, and return to normal operation

## ," =bhYfbƯ`GF5A`

## Cj Yfj]Yk <sup>·</sup>

The Z32F0642 MCU has a block of 0-wait on-chip SRAM. The size of SRAM is 4KB. The SRAM base address is 0x2000\_0000.

The SRAM memory area is usually used for data memory and stack memory. Sometimes the code is dumped into the SRAM memory for fast operation or Flash erase/program operation.

This device does support memory remap strategy to remap memory to 0x0000000–0x00000FFF. Flash memory can be accessed at 0x30000000 when SRAM is remapped. To remap the SRAM, set the SREMAP bit in the FM->BOOTCR register.



# - "KUHW[!8c['H]aYf'fK8HL'

## Cj Yfj]Yk <sup>·</sup>

The Watchdog timer can monitor the system and generate an interrupt or a reset. It has a 32-bit down-counter.

- 32-bit down counter (WDT.CNT)
- Select reset or periodic interrupt
- Count clock selection
- Dedicated pre-scaler
- Watchdog underflow output signal



: ][ i fY'- !%K 8 H'6`cW\_'8 ]U[ fUa '

## FY[]ghYfg<sup>·</sup>

The base address of watchdog timer is 0x4000\_0200 and the register map is described in Table 9-2. Initial watchdog time-out period is set to 2,000-miliseconds.

HUV`Y`- !%6 UgY'5	XXfYgg'cZG7I
-------------------	--------------

B5 A 9 <sup>-</sup>	65G9588F9GG
WDT	0x4000_0200

WDT	0x4000_0200

HUV`Y'- !&'K UHW(Xc['H]a	Yf `F Y[ ]gh¥f `A Ud`
--------------------------	-----------------------

B5 A 9 <sup>·</sup>	C::G9H	HMD9 .	89G7F=DH=CB	F9G9H'J5@9'
WDT.LR	0x0000	W	WDT Load register	0x00000000
WDT.CNT	0x0004	R	WDT Current counter register	0x00000000
WDT.CON	0x0008	RW	WDT Control register	0x0000805C



## K 8 H'@F 'K UHW Xc[ 'H]a Yf '@c UX F Y[ ]ghYf '

0

The WDTLR register is used to update the WDTCNT register. To update the WDTCNT register, the WDTEN bit of WDTCON should be set to '1' and written to the WDTLR register with a target value of WDTCNT. At least 5 WDT clocks are required to update WDTLR to WDTCNT. The WDT external clock source is controlled by WDTCSEL and WDTDIV in MCCR3.

#### WDT.LR=0x4000\_0200

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															WD	TLR															
														0>	0000	00_00	00														
	RW																														
								3	1	W	/DTL	R			V	Vatc	hdog	g tim	ner lo	oad	valu	e reg	gister	r							
								0							K	eepi	ng	WE	N bi	it as	s '1'	, wi	rite	WD	TLR	reg	ister	· wi	ll u	pdat	e
															١	NDT	CNT	valu	ie w	ith v	vritte	en va	alue								

## K 8 H7 BH K UHV Xc[ H]a Yf 7 i ff Ybh7 ci bhYf F Y[ ]ghYf

The WDTCNT register represents the current count value of the 32-bit down counter .When the counter value reaches 0, the interrupt or reset is started.

#### WDT.CNT=0x4000\_0204

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															WDT	CNT															
	0x0000_0A3D																														
															RC	)															
								3	1	W	/DTC	NT			W	atcl	าดอยู	g tim	ner c	urre	nt co	ount	er re	egist	er						

32-bit down counter will run from the written value.



### K8H7CB' KUHWX

KUHWYXc['H]aYf'7cbhfc``FY[]ghYf'

The WDT module should be configured properly before running. When the target purpose is defined, WDT can be configured in the WDTCON register.

													WDT.	CON=0x40	00_0208
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WDBG							WUF	WDTIE	WDTRE		WDTEN	CKSEL		WPRS	
1	0	0	0	0	0	0	0	0	1	0	1	1	<u>.</u>	100	
RW							RW	RW	RW		RW	RW		RW	

15	WDBG	Watchdog operation control in debug mode
		0 Watchdog counter running when debug mode
		1 Watchdog counter stopped when debug mode
8	WUF	Watchdog timer underflow flag
		0 No underflow
		1 Underflow is pending
7	WDTIE	Watchdog timer counter underflow interrupt enable
		0 Disable interrupt
		1 Enable interrupt
6	WDTRE	Watchdog timer counter underflow interrupt enable
		0 Disable reset
		1 Enable reset
4	WDTEN	Watchdog Counter enable
		0 Watch dog counter disabled
		1 Watch dog counter enabled
3	CKSEL	WDTCLKIN clock source select
		0 PCLK
		1 External clock
2	WPRS[2:0]	Counter clock prescaler
0		WDTCLK = WDTCLKIN/WPRS
		000 WDTCLKIN
		001 WDTCLKIN / 4
		010 WDTCLKIN / 8
		011 WDTCLKIN / 16
		100 WDTCLKIN / 32
		101 WDTCLKIN / 64
		110 WDTCLKIN / 128
		111 WDTCLKIN / 256



## :ibWijcbU'8YgWjdhjcb

The watchdog timer count can be enabled by setting WDTEN (WDT.CON[4]) to '1'. As the watchdog timer is enabled, the down counter starts counting from the Load Value. If WDTRE (WDT.CON[6]) is set as '1', WDT reset will be asserted when the WDT counter value reaches '0' (underflow event) from the WDT.LR value. Before the WDT counter goes down to 0, the software can write a certain value to the WDT.LR register to reload the WDT counter.

## Hja jb[ '8 jU[ fUa '



#### :][ifY`-!&`H]a]b[`8]U[fUa`]b`=bhYffidh`AcXY`CdYfUh]cb`k \Yb`K 8H`7`cW\_`]g`9IhYfbU`7`cW\_`

In WDT interrupt mode, after WDT underflow occurs, a certain count value is reloaded to prevent the next WDT interrupt in a short time period and this reloading action can only be activated when the watchdog timer counter is set to be in Interrupt mode (set WDTIE of WDT.CON). It takes up to 5 cycles from the Load value to the CNT value. The WDT interrupt signal and CNT value data might be delayed by a maximum of 2 system bus clocks in synchronous logic.

### Df YgWU Y'HUV'Y'

The WDT includes a 32-bit down counter with programmable pre-scaler to define different time-out intervals.

The clock sources of the watchdog timer include the peripheral clock (PCLK) or one of five external clock sources. An external clock source can be enabled by setting CKSEL (WDT.CON[3]) to '1'. The external clock source is chosen in the MCCR3 register of the SCU (system control unit) block.

To make the WDT counter base clock, users can control 3-bit pre-scaler WPRS [2:0] in the WDT.CON register and the maximum pre-scaled value is "clock source frequency/256". The pre-scaled WDT counter clock frequency values are listed in following table.

#### Selectable clock source (40 kHz ~ 16 MHz) and the time out interval when 1 count Time out period = {(Load Value) \* (1/pre-scaled WDT counter clock frequency) + max 5Text} + max 4Tclk

\*Time out period (time out period from load Value to interrupt set '1')



#### DfcXiWhiGdYWjZjWUhjcbʻ

9 I hYfbU`` 7`cW_`Gci fWY´ fK8H7@?=BŁ`	K8H7 @2 <b>=</b> B <sup>™</sup>	K8H7@2=B #(`	K8H7@2=B #; <sup>`</sup>	K8H7@2=B #/☆	K8H7@2=B #&∵	K8H7@?=B #(`	K8H7@?=B# %&,∵	K8H7@2=B #8)* <sup>∵</sup>
LSI	40kHz	10kHz	5kHz	2.5kHz	1.25kHz	0.625kHz	0.3125kHz	0.15625k Hz
MCLK	Bus clock	MCLK/4	MCLK/8	MCLK/16	MCLK/32	MCLK/32	MCLK/128	MCLK/256
HSI	40MHz	10MHz	5MHz	2.5MHz	1.25MHz	0.625MHz	0.3125MHz	0.15625M Hz
MOSC	XTAL frequency (4MHz~ 16MHz)	XTAL/4	XTAL/8	XTAL/16	XTAL/32	XTAL/64	XTAL/128	XTAL/256
SOSC	32.768kHz	8.192kHz	4.096kHz	2.048kHz	1.024kHz	0.512kHz	0.256kHz	0.128kHz

### HUV`Y`-!' `DfY!gWU`YX`K 8 H`7 cibhYf`7`cW\_`:fYeiYbWm



# %\$"% !6 ]hH]a Yf

## Cj Yfj]Yk <sup>·</sup>

The timer block consists of 4 channels of 16-bit general purpose timers. These timers have an independent 16-bit counter and dedicated prescaler feed counting clock. They can support periodic timer, PWM pulse, one-shot timer, and Capture mode. They can be synchronized together.

An additional optional free-run timer is provided. The main purpose of this timer is a periodical tick timer or a wake-up source.

- 16-bit up-counter
- Periodic timer mode
- One-shot timer mode
- PWM pulse mode
- Capture mode
- 10-bit prescaler
- Synchronous start and clear function

Figure 10-1 shows the block diagram of a unit timer block.



:][ifY`%\$!%6`cW\_`8]U[fUa`



## D]b<sup>\*</sup>8 YgW]dh]cb<sup>\*</sup>

HUV`Y`%\$!%91 hYfbU`D]b`

D=B`B5A9`	HMD9 .	89G7F=DH=CB
TnIO	I/O	External clock / capture input and PWM/one-shot output

## FY[]gh¥fg<sup>·</sup>

The base address of the timer is 0x4000\_3000 and the register map is described in Table 10-2 and Table 10-3.

HUV`Y`%\$!&`6 UgY`5 XXfYgg`cZ9 UW(`7 \ UbbY``

B5 A 9 <sup>·</sup>	6 5 G9 5 8 8 F 9 GG
Т0	0x4000_3000
T1	0x4000_3020
T2	0x4000_3040
Т3	0x4000_3060

#### HUV`Y`%\$!' `H]a Yf`FY[ ]ghYf`AUd`

B5 A 9 <sup>·</sup>	C::G9H	HMD9	89G7F=DH=CB <sup>-</sup>	F9G9H J5@9'
Tn.CR1	0x00	RW	Timer control register 1	0x00000000
Tn.CR2	0x04	RW	Timer control register 2	0x00000000
Tn.PRS	0x08	RW	Timer prescaler register	0x00000000
Tn.GRA	0x0C	RW	Timer general data register A	0x0000000
Tn.GRB	0x10	RW	Timer general data register B	0x0000000
Tn.CNT	0x14	RW	Timer counter register	0x00000000
Tn.SR	0x18	RW	Timer status register	0x00000000
Tn.IER	Tn.IER 0x1C RW		Timer interrupt enable register	0x0000000



## Hb'7 F%HJa Yf`b`7 cbffc``FY[ ]ghYf`%

The Timer Control register 1 is a16-bit register.

The Timer module should be correctly configured before running. When the target purpose is defined, the timer can be configured in the Tn.CR1 register. After configuring this register, you can start or stop the timer function using the Tn.CR2 register.

T0.CR1=0x4000\_3000, T1.CR1=0x4000\_3020 T2.CR1=0x4000\_3040, T3.CR1=0x4000\_3060

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SSYNC	CSYNC	UAO	ΟΠΡΟΓ				ADCTRGEN	STARTLVL		CKSEL			CLRMD		MODE
Ī	0	0	0	0	0	0	0	0	0		000		0	00	(	00
	RW	RW	RW	RW				RW			RW		R	w	R	w

15	SSYNC	Synchronize start counter with other synchronized timers	
		0 Single counter mode	
		1 Synchronized counter start mode	
14	CSYNC	Synchronize clear counter with other synchronized timers	
		0 Single counter mode	
		1 Synchronized counter clear mode	
13	UAO	Select GRA, GRB update mode	
		0 Writing GRA or GRB takes effect after current period	
		1 Writing GRA or GRB takes effect in current period	
12	OUTPOL	Timer output polarity	
		0 Normal output	
		1 Negated output	
8	ADCTRGEN	ADC Trigger enable control	
		0 Disable adc trigger	
		1 Enable adc trigger at same time of GRA match	
7	STARTLVL	Timer output polarity control	
		0 Default output level is HIGH	
		1 Default output level is LOW	
6	CKSEL[2:0]	Counter clock source select	
4		000 PCLK/2	
		001 PCLK/4	
		010 PCLK/16	
		011 PCLK/64	
		10X MCCR3 clock setting	
		11X TnIO pin input (TnIO pin must be set as input mode)	
3	CLRMD	Clear select when capture mode	
2		00 Rising edge clear mode	
		01 Falling edge clear mode	
		10 Both edge clear mode	
		11 None clear mode	
1	MODE[1:0]	Timer operation mode control	
0		00 Normal periodic operation mode	
		01 PWM mode	
		10 One shot mode	
		11 Capture mode	



## Hb'7 F &H]a Yf b'7 cblfc``F Y[ ]ghYf &

Timer Control Register 2 is an 8-bit register.

T0.CR2=0x4000\_3004, T1.CR2=0x4000\_3024 T2.CR2=0x4000\_3044, T3.CR2=0x4000\_3064



BchY. It is recommended to start timer with TCLR bit set to '1'.

## Hb'DFG'H]aYf'b'DfYgWUYf'FY[]ghYf'

The Timer Prescaler register is a 16-bit register to prescale the counter input clock.

T0.PRS=0x4000\_3008, T1.PRS=0x4000\_3028 T2.PRS =0x4000\_3048, T3.PRS=0x4000\_3068





% !6 ]hHja Yf

## Hb"; F5 H]a Yf b'; YbYfU FY[ ]gHYf 5

The Timer General Register A is a 16-bit register.

T0.GRA=0x4000\_300C, T1.GRA=0x4000\_302C T2.GRA=0x4000\_304C, T3.GRA=0x4000\_306C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							G	RA							
							0x0	000							
							R	w							
				15	GRA		C	General F	Register A	A (Duty/	Interrupt	Registe	r)		
				0			F	Periodic I	node / P	WM/0	ne-shot i	mode			
							-	In PWM	mode th	nis regist	er is use	d as dut	y value.		
							-	When t	ne count	er value	is match	ed with	this valu	e, GRA I	Match
							i	nterrupt	is reque	sted					
							C	Capture r	node						
							-	Falling	edge of	TnIO po	ort will c	apture 1	the coun	t value	when
							r	ising ed	ge clear i	node					
							-	Rising e	edge of	TnIO po	rt will c	apture t	he coun	t value	when
							f	alling ec	ge clear	mode					

## Hb"; F6 H]a Yf b; YbYfU FY[ ]ghYf 6

The Timer General Register B is 16-bit register.

#### T0.GRB=0x4000\_3010, T1.GRB=0x4000\_3030 T2.GRB=0x4000\_3050, T3.GRB=0x4000\_3070

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							G	RB							
							0x0	0000							
							R	w							
•															
				15	GRB		(	General F	Register E	8 (Period	Register	·)			
				0			F	Periodic I	node / P	WM/0	ne-shot ı	node			
							-	In perio	dic mode	e or PWI	M mode,	, this reg	gister is ι	used as I	Period
							,	value. Th	e counte	r will co	unt up to	o (GRB-1	) value.		
							-	When t	he count	er value	is match	ed with	this valu	ie, GRB I	Match
							i	interrupt	is reque	sted onl	y in PWN	Л and or	ne-shot n	nodes.	
							(	Capture i	node						
							-	Rising	edge of	TnIO po	rt will c	apture t	he coun	t value	when
							I	rising ed	ge clear r	node					
							-	Falling	edge of	TnIO po	ort will c	apture t	he coun	t value	when
							t	falling ec	lge clear	mode					



% !6 ]hHja Yf

## Hb'7 BH Hja Yf b'7 ci bhF Y[ ]ghYf

The Timer Count register is a 16-bit register.

T0.CNT=0x4000\_3014, T1.CNT=0x4000\_3034 T2.CNT=0x4000\_3054, T3.CNT=0x4000\_3074

31	30	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PRE	CLR							
							0x0	000							
							v	v							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							C	Т							
							0x0	000							
							R	w							
				31	PRECLE	R	Р	rescale	er initialize	e when ti	imer cou	nt value	write op	eration	
				16				x00	Prescale value o After w	er will b n Tn.CNT riting the	e initial	ized who value, pr	en write escaler r	e timer restarted	from
							0	xFF	conditio Tn.CNT First cou	ons eve [15:0]. unt peric	ot be in en writi od is not peration.	ng tim accurate	er coui	nt valu	e on
				15	CNT		T	imer c	ount value						
				0			R		ead curren		count val	ue			
							V	V Se	et count va	alue					

## Hb'GF H]a Yf b'GHUhi g'F Y[ ]ghYf

The Timer Status register is an 8-bit register. This register indicates the current status of the timer module.

T0.SR=0x4000\_3018, T1.SR=0x4000\_3038 T2.SR=0x4000\_3058, T3.SR=0x4000\_3078 7 6 5 4 3 2 1 0 MFA MFB OVF 0 0 0 0 0 0 0 0 RW RW RW 2 MFA GRA Match flag 0 No direction change Match flag with GRA 1 1 MFB GRB Match flag 0 No direction change Match flag with GRB 1 0 OVF Counter overflow flag 0 No direction change 1 Counter overflow flag



### Hb"=9F`H]a Yf`b`=bhYffi dh'9bUV`Y`FY[]ghYf`

The Timer Interrupt Enable register is an 8-bit register.

Each status flag of the timer block can issue the interrupt. To enable the interrupt, write '1' in the corresponding bit in the Tn.IER register.

T0.IER=0x4000\_301C, T1.IER=0x4000\_303C T2.IER=0x4000\_305C, T3.IER=0x4000\_307C





## :ibWfjcbU`8YgWfjdhjcb`

## Hja Yf 6 UgjWCdYfUhjcb

TMCLK in Figure 10-2 is a reference clock for operation of the timer. This clock is divided by the prescaler setting for the counting clock to work. Figure 10-2 shows the starting point of the counter and the ending of the period point of the counter in normal periodic mode.



#### :][ifY`%\$!&`6Ug]WGHUfhUbX`AUHW\_`CdYfUh]cb`

The period of timer count can be calculated using the following equation:

The period = TMCLK Period \* Tn.GRB value. Match A interrupt time = TMCLK Period \* Tn.GRA value.



If the Tn.CR1.UAO bit is '0', the Tn.CR2.TCLR command will initialize all the registers in the timer block and load the GRA and GRB value into the Data0 and Data1 buffer. When you change the timer setting and restart the timer with the new setting, it is recommended that you write the Tn.CR2.TCLR command before the Tn.CR2.TEN command.

The update timing of the Data0 and Data1 buffers in dynamic operation is different in each operating mode and depends on the Tn.CR1.UAO bit.

## Bcfa U<sup>·</sup>DYf]cX]WAcXY<sup>·</sup>

Figure 10-3 shows the timing diagram in normal periodic mode. The Tn.GRB value decides the timer period. One more comparison point is provided with the Tn.GRA register value.



#### :][ifY`%\$!'`BcfaU`DYf]cX]WAcXY`CdYfUf]cb`

The period of timer count can be calculated using the following equation:

#### The period = TMCLK Period \* Tn.GRB value. Match A interrupt time = TMCLK Period \* Tn.GRA value.

If Tn.GRB = 0, the timer cannot be started even if Tn.CR2.TEN is "1" because the period is "0".

The value in Tn.GRA and Tn.GRB is loaded into the internal compare data buffer 0 and 1 when the loading condition occurs. In this periodic mode with Tn.CR1.UAO =0, the Tn.CR2.TCLR write operation will load the data buffer and the next GRB match event will load the data buffer.

When Tn.CR1.UAO is 1, the internal comparison data buffer is updated whenever the Tn.GRA or Tn.GRB data is updated.

The TnIO output signal will be toggled at every Match A condition. If the Tn.GRA is 0 value, the TnIO output does not change its previous level. If Tn.GRA is the same as Tn.GRB, the TnIO output will toggle at the same time as the counter start time. The initial level of the TnIO signal is decided by the Tn.CR1.STARTLVL value.



## CbY'G\ chAcXY'

Figure 10-4 shows the timing diagram in one shot mode. The Tn.GRB value decides the one shot period. An additional comparison point is provided with Tn.GRA register value.



:][ifY`%\$!(`CbY`G\chAcXY`CdYfUh]cb`

The period of one shot count can be calculated using the following equation:

#### The period = TMCLK Period \* Tn.GRB value Match A interrupt time = TMCLK Period \* Tn.GRA value

If Tn.GRB = 0, the timer cannot be started even if Tn.CR2.TEN is "1" because the period is "0".

The value in Tn.GRA and Tn.GRB is loaded into internal compare data buffers 0 and 1 when the loading condition occurs. In this periodic mode with Tn.CR1.UAO =0, the Tn.CR2.TCLR write operation loads the data buffer and the next GRB match event will load the data buffer.

When Tn.CR1.UAO is 1, the internal compare data buffer is updated whenever the Tn.GRA or Tn.GRB data is updated. The TnIO output signal format is the same as PWM mode. The Tn.GRB value defines the output pulse period and the Tn.GRA value defines the pulse width of one shot pulse.



## DK A Hja Yf Cihdi h91 Ua d`Yg

Figure 10-5 shows the timing diagram in PWM output mode. The Tn.GRB value decides the PWM pulse period. An additional comparison point is provided with the Tn.GRA register value which defines the pulse width of PWM output.



#### :][ifY`%\$!) DKA Cihdih9IUad`Y

The period of PWM pulse can be calculated using the following equation:

#### The period = TMCLK Period \* Tn.GRB value. Match A interrupt time = TMCLK Period \* Tn.GRA value.

If Tn.GRB = 0, the timer cannot be started even if Tn.CR2.TEN is "1" because the period is "0".

The value in Tn.GRA and Tn.GRB is loaded into internal compare data buffers 0 and 1 when the loading condition occurs. In this periodic mode with Tn.CR1.UAO =0, the Tn.CR2.TCLR write operation loads the data buffer and the next GRB match event will load the data buffer.

When Tn.CR1.UAO is 1, the internal compare data buffer is updated whenever the Tn.GRA or Tn.GRB data is updated. The TnIO output signal generates a PWM pulse. The Tn.GRB value defines the output pulse period and the Tn.GRA value defines the pulse width of one shot pulse. The active level of PWM pulse can be controlled by the Tn.CR1.STARTLVL bit value.

ADC Trigger generation is available at Match A interrupt time.



## DKA 'GmbW(fcb]nUhjcb': ibWhjcb'

Two PWM outputs are usually used as synchronous PWM signal control. This function is provided with synchronous start function. Figure 10-6 shows the synchronous PWM generation function.



:][ifY'%\$!\*'5'9|Uad`Y'cZH]aYf'GmbW(fcb]nUh]cb':ibWh]cb'fGGMB71EM202



:][ifY`%\$!+`5b`9IUad`Y`cZH]aYf`GmbW(fcb]nUh]cb`:ibWh]cb`f17GMB71+2%20



The Tn.CR1.SSYNC bit controls start synchronization with other timer blocks. The Tn.CR1.CSYCN bit controls clear synchronization with other timer blocks. This bit is only effective if there are at least 2 additional timers with the sync control bits set.

For example, timer0 and timer1 set the SSYNC and CCSYNC bits in each CR1 register; both timers start when one of them is enabled. Both timers will be cleared with a short period match value. However, others are not affected by these 2 timers, and they can be operated independently because their SYNC control bit is 0.

## 7 UdhifY'AcXY'

Figure 10-8 shows the timing diagram in Capture mode operation. The TnIO input signal is used for capture pulse. The rising and falling edges can capture the counter value in each capture condition.



:][ifY`%\$!,`7UdhifY`AcXY`H]a]b[`8]U[fUa`

A 5 PCLK clock cycle is required internally. Therefore, the actual capture point is after 5 PCLK clock cycles from the rising or falling edge of the TnIO input signal.

The internal counter can be cleared in various modes. The Tn.CR1.CLRMD field controls the counter clear mode. Rising edge clear mode, falling edge clear mode, both edges clear mode and no clear mode are supported.

Figure 10-8 shows an instance of rising edge clear mode.

### 587 Hf][[Yf:ibWjcb

The Timer module can generate ADC start trigger signals. One timer can be one trigger source of the ADC block. Trigger source control is accomplished by the ADC control register. Figure 10-9 shows the ADC trigger function.

The conversion rate must be shorter than the timer period to prevent occurrence of an overrun situation. ADC acknowledge is not required because the trigger signal will be cleared automatically after 3 PCLK clock pulses.





:][ifY`%\$!-`587`Hf][[Yf`:ibWM]cb`H]a]b[`8]U[fUa`





# %%": fYY`Fib`H]a Yf`fl FHŁ

## Cj Yfj]Yk<sup>·</sup>

The FRT block is a 32-bit Free Run Timer. It can be used in Power-down Mode.

- 32-bit up-counter with SOSC, MOSC, LSI
- Matched Interrupt



:][ifY`%4%:FH`6`cW\_`8]U[fUa `

## FY[]ghYfg<sup>-</sup>

The base address of FRT is 0x4000\_0600 and the register map is described in Table 11-1 and Table 11-2.

HUV`Y`%&%6UgY'5XXfYgg`cZ7\UbbY``

B5 A 9 <sup>-</sup>	65G9588F9GG
FRT	0x4000_0600

#### HUV`Y`%&`: FH`FY[]ghYf`AUd`

B5 A 9 <sup>-</sup>	C::G9H	HMD9 <sup>°</sup>	89G7F=DH=CB	F9G9H J5@9
FRT.MR	0x0000	RW	FRT mode register	0x0000000
FRT.CR	0x0004	RW	FRT control register	0x0000000
FRT.PER	0x0008	RW	FRT period match register	0x0000000
FRT.CNT	0x000C	RO	FRT counter register	0x0000000
FRT.SR	0x0010	RW	FRT status register	0x0000000

## : FH'AF' : FH'AcXY'FY[]ghYf

FRT is a 32-bit up counter. It can be used in Power Down mode when using SUB OSC. The SUB OSC clock is directly connected to FRT. This is an 8-bit register.

FRT.MR=0x4000\_0600

7	6	5	4	3	2	1	0
		CL	SEL		MCD	OVIE	MIE
0	0	0	0		0	0	0
		RW	RW		RW	RW	RW

5 CLKSEL		FRT counter clock source control				
4		0 Low Speed Internal Oscillator clock (40kHz)				
		1 External Oscillator clock divided by 32				
		2 Sub Oscillator clock				
		3 Reserved				
2 MCD		Counter Match Clear Disable bit				
		0 Counter Match Clear function is enabled.				
		Whenever the counter matches FRT.PER, the counter				
		will be set zero and waiting for MF to be cleared.				
		1 Counter Match Clear function is disabled.				
		The counter will keep countering without set zero				
1	OVIE	Over Flow Interrupt Enable bit				
		0 Not effect				
		1 Interrupt enabled				
0	MIE	Match Interrupt Enable bit				
		0 Not effect				
		1 Interrupt enabled				



### : FH7F': FH7cbffc``FY[]ghYf'

The FRT Control Register is an 8-bit register.

							FR	T.CR=0x4000_0604	
7	6		5	4	3	2	1	0	
					RREQ	CLR	HOLD	EN	
0	0	0		0	0	0	0	0	
					RW	wo	RW	RW	
		3 RREQ FRT Counter read request bit							
				(		•			
				-	1 Request to read FRTn.CNT				
					(cleared when CNTACK(FSR[1]) is high)				
		2	CLR	<u> </u>	FRT Counter register clear bit				
		0No action1Clear the counter							
		1 HOLD FRT			RT Counter regis	ter hold bit			
				(	) No action				
					1 Hold the counter				
		0	EN		FRT enable bit				
					0 FRT Disabled				
		1 FRT Enabled							

## : FHD9F : : FHDYf]cXAUNV(FY[]ghYf

The FRT Period Match Register is a 32-bit register.

FRT.PER=0x4000\_0608




# : FH7 BH<sup>··</sup> : FH7 ci bh/f<sup>·</sup>F Y[ ]gh/f<sup>·</sup>

The FRT Counter Register is a 32-bit register.

																											FRT	CNT	=0x4	000_	060C
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															C	NT															
														0>	<0000	0_00	00														
															R	0															
								3	2	С	NT				F	RT C	Coun	ter													
								0		C					Г	NI C	.oun	lei													

### : FH'GF: FH'GHUhi g'FY[]ghYf'

The FRT Status Register is an 8-bit register.

FRT.SR=0x4000\_0610

7	6		5	4	3	2	1	0
						RACK	OVF	MF
0	0		0	0	0	0	0	0
						WC1	WC1	WC1
		2	BACK	F	Read Counter Ack	nowledge hit		

2	RACK	Read Counter Acknowledge bit
		0 Not ready to read CNT value
		1 Ready to read CNT value
1	OVF	OverFlow Interrupt flag bit
		0 Overflow interrupt did not occur
		1 Overflow interrupt occurred
0	MF	Interrupt flag bit
		0 Match interrupt did not occur.
		1 Match Interrupt occurred
		In Counter Match Clear mode, this bit should be cleared
		for restarting the counter.





# :ibWjcbU'8YgWjdhjcb

The Free Run Timer has two types of interrupts – overflow and match interrupts.

## AUHWI =bhYffidhCdYfUh]cb

The match interrupt timing diagram is shown in Figure 11-2. FRT.MR.MIE should be set as '1' for using the match-interrupt.

The FRT clock starts the FRT counter after FRT.CR.EN is '1'. Interrupt and wakeup signals occur when the counter is matched with the value of FRT.PER. The 'interrupt' signal might be delayed by a maximum of 2 system clocks and the 'wakeup' signal might be delayed by a maximum of (1 clk + 2 frt\_clk).



: ][ i fY'%/3&'A UHW '=bhYffi dh'CdYfUf]cb'H]a ]b[ '8 ]U[ fUa '

## CjYfZck ʻ=bhYffidhCdYfUhjcbʻ

The overflow interrupt timing diagram is shown in Figure 11-3. The overflow-interrupt operation is similar to the match interrupt operation. The overflow interrupt is started to set when the FRT counter matches 0xFFFFFFF.





# %&"lb]jYfgU'5gmbWtfcbcig FYWY]jYf#HfUbga]HYffl5FHL

# Cj Yfj]Yk <sup>·</sup>

2-channel Universal Asynchronous Receiver/Transmitter (UART) modules are provided. The UART operation status including error status can be read from status register. The prescaler, which generates proper baud rate, exists for each UART channel. The prescaler can divide the UART clock source which is PCLK, from 1 to 65535. The baud rate is generated by the clock which is internally divided by 16 of the prescaled clock and 8-bit precision clock tuning function.

Programmable interrupt generation function helps control communication via the UART channel.

- Compatible with 16450
- Standard asynchronous control bit (start, stop, and parity) configurable
- Programmable 16-bit fractional baud generator
- Programmable serial communication
  - 5-, 6-, 7,- or 8- bit data transfer
  - Even, odd, or no-parity bit insertion and detection
  - 1-, 1.5,- or 2-stop bit-insertion and detection
- 16-bit baud rate generation with 8-bit fraction control
- Hardware inter-frame delay function
- Stop bit error detection
- Detail status register

BchY. You must set the MCCR4 Register in the SCU before using the UART!





### :][ifY`%&!%6`cW\_`8]U[fUa`

# D]b<sup>\*</sup>8 YgW]dh]cb<sup>\*</sup>

#### HUV`Y`%&!%91 hYfbU`G][ bU`

D=B <sup>-</sup> B5A9 <sup>-</sup>	HMD9	89G7F=DH=CB
TXD0	0	UART Channel 0 transmit output
RXD0	Ι	UART Channel 0 receive input
TXD1	0	UART Channel 1 transmit output
RXD1	I	UART Channel 1 receive input



# FY[]ghYfg<sup>·</sup>

The base address of UART is 0x4000\_8000 and the register map is described in Table 12-2 and Table 12-3.

#### HUV`Y`%&!&`6 UgY`5 XXfYgg`cZ9 UW(`Dcfhi

B5 A 9 <sup>-</sup>	6 5 G9 5 8 8 F 9 GG
U0	0x4000_8000
U1	0x4000_8100

#### HUV`Y`%&!' `I 5 F H`F Y[ ]ghYf`A Ud`

B5 A 9 <sup>-</sup>	C::G9H	HMD9 <sup>°</sup>	89G7F=DH=CB	F9G9H <sup>°</sup> J5@29 <sup>°</sup>
Un.RBR	0x00	R	Receive Data Buffer Register	0x00
Un.THR	0x00	W	Transmit Data Hold Register	0x00
Un.IER	0x04	RW	Interrupt Enable Register	0x00
Un.IIR	0x08	R	Interrupt ID Register	0x01
-	0x08	-	Reserved	-
Un.LCR	0x0C	RW	Line Control Register	0x00
Un.DCR	0x10	RW	Data Control Register	
Un.LSR	0x14	R	Line Status Register	0x00
-	0x18	-	Reserved	-
Un.SCR	0x1C	RW	Scratch Pad Register	0x00
Un.BDR	0x20	RW	Baud rate Divisor Latch Register	0x0000
Un.BFR	0x24	RW	Baud rate Fractional Counter Value	0x00
Un.IDTR	0x30	RW	Inter-frame Delay Time Register	0x80

## I b'F6F'FYWY]jY'6iZ2Yf'FY[]ghYf'

The UART Receive Buffer register is an 8-bit read-only register. Received data is read out from this register. The maximum length of data is 8 bits. The last data received will be maintained in this register until a new byte is received.



.

## I b'H<F`HfUbga]h8UhU<c`X`FY[]ghYf`

The UART Transmit Data Hold register is an 8-bit write-only register. The data for transmit can be stored in this register. But the write data cannot be read from this register. The data which is written in the Un.THR register will be transferred into the Transmit Shifter register whenever the Transmit Shifter register is empty.



## Ib"与F`I5FH`=bhYffidh9bUV`Y`FY[]ghYf`

The UART Interrupt Enable register is an 8-bit register.

U0.IER=0x4000\_8004, U1.IER=0x4000\_8104

7	6	5		4	3	2	1	0
-	-				-	RLSIE	THREIE	DRIE
0	0	(	ט	0	0	0	0	0
						RW	RW	RW
		2	RLSIE		Receiver line state	us interrupt enab	le	
				(	) Receive line	status interrupt	is disabled.	
					1 Receive line	status interrupt	is enabled	
		1	THREI	E _	Fransmit holding	register empty in	terrupt enable	
				(	) Transmit ho	lding register em	pty interrupt is d	isabled
					1 Transmit ho	lding register em	pty interrupt is e	nabled
		0	DRIE		Data receive inter	rupt enable		
				(	Data receive	e interrupt is disa	bled	
					1 Data receive	e interrupt is ena	bled	

# Ib"=F<sup>·</sup>I5FH<sup>·</sup>=bhYffidh<sup>·</sup>=8<sup>·</sup>FY[]ghYf<sup>·</sup>

The UART Interrupt ID register is an 8-bit register.



The UART supports 3-priority interrupt generation and the Interrupt Source ID register shows one interrupt source which has the highest priority among pending interrupts. The priority is defined as:

- Receive line status interrupt
- Receive data ready interrupt/ Character timeout interrupt
- Transmit hold register empty interrupt

Df]cf]hr	HL9 <sup>·</sup>	Ш	B <sup>.</sup>	=D9 B	Bʻ =bhYffidhiGcifWYgʻ							
	6]h(`	6 ]h&	6 ]h%	6 ]h\$`	=bhYffidhi	=bhYffidh'7cbX]hjcb	=bhYffidh′7`YUf					
-	0	0	0	1	None	-	-					
1	0	1	1	0	Receiver Line Status	Overrun, Parity, Framing or Break Error	Read LSR register					
2	0	1	0	0	Receiver Data Available							
3	0	0	1	0	Transmitter Holding Register Empty	Transmit buffer empty	Write transmit hold register or read IIR register					
4	1	х	х	х	Transmitter Register Empty	Transmit register empty	Write transmit hold register or read IIR register					

### HUV`Y'%&!( `=bhYffi dhi=8 `UbX'7 cbhfc``

## I b"@7F`I 5FH`@bY`7cblfc``FY[]ghYf`

The UART Line Control register is an 8-bit register.

U0.LCR=0x4000\_800C, U1.LCR=0x4000\_810C

7	6	5	4	3	2	1	0	
	BREAK	STICKP	PARITY	PEN	STOPBIT	DLEN	[1:0]	
0	0	0	0	0	0	0	0	
	RW	RW	RW	RW	RW	RW	RW	
	6	BREAK	the alert t 0 No	bit is set, TxD pi to the receiver. The transfer mo	de	at low state in o	rder to notice	
	5	STICKP	1         Break transmit mode           P         Force parity and it will be effective when PEN bit is set.           0         Parity stuck is disabled           1         Parity stuck is enabled and parity always the bit of PAR					
	4	PARITY	TY Parity mode selection bit and stuck parity select bit 0 Odd parity mode					
	3	PEN	Parity bit t	en parity mode ransfer enable e parity bit disabl e parity bit enabl				
	2	STOPBIT	0       1 stop bit         1       1.5 / 2 stop bit         In case of 5 bit data case, 1.5 stop bit is added. In case of 6					
	1 0	DLEN	bit data, 2 stop bit is addedThe data length in one transfer word.005 bit data016 bit data107 bit data					
			11 81	pit data				

Parity bit will be generated according to bit 3,4,5 of Un.LCR register. Table 12-5 shows the variation of parity bit generation.

GH-7 ? D <sup>.</sup>	D5 F <del>↓</del> IM	D9 B <sup>°</sup>	D <b>Uf]</b> hmi
Х	Х	0	No Parity
0	0	1	Odd Parity
0	1	1	Even Parity
1	0	1	Force parity as "1"
1	1	1	Force parity as "0"

HUV`Y'%&!) '=bhYffi dhi=8 'UbX'7 cblfc``

## I b'87F'I 5FH'8UHU7cblfc``FY[]ghYf'

The UART Data Control register is an 8-bit register. The inversion function of Tx or Rx data line, is controlled by this Un.DCR register. When the corresponding bit is set to 1, the data line of Tx or RX signal will be inverted.

U0.DCR=0x4000\_8010, U1.DCR=0x4000\_8110





:][ifY`%&!&`8UHU=bjYfg]cb'7cbHfc``8]U[fUa'



## I b"@GF`I 5 F H`@bY`GhUhi g`F Y[ ]ghYf`

The UART Line Status register is an 8-bit register.

U0.LSR=0x4000\_8014, U1.LSR=0x4000\_8114

7	6	5	4	3	2	1	0
-	TEMT	THRE	ВІ	FE	PE	OE	DR
0	1	1	0	0	0	0	0
	R	R	R	R	R	R	R

6	TEMT	Transmit empty.
		0 Transmit register has the data is now transferring
		1 Transmit register is empty.
5	THRE	Transmit holding empty.
		0 Transmit holding register is not empty.
		1 Transmit holding register empty
4	BI	Break condition indication bit
		0 Normal status
		1 Break condition is detected
3	FE	Frame Error.
		0 No framing error.
		1 Framing error. The receive character did not have a valid
		stop bit
2	PE	Parity Error
		0 No parity error
		1 Parity error. The receive character does not have correct
		parity information.
1	OE	Overrun error
		0 No overrun error
		1 Overrun error. Additional data arrives while the RHR is full
0	DR	Data received
		0 No data in receive holding register.
		1 Data has been received and is saved in the receive holding
		register

This register provides the status of data transfers between Transmitter and Receiver. Users can get the line status information from this register and can handle the next process. Bits 1,2,3,4 will raise the line status interrupt when the RLSIE bit in the Un.IEN register is set. Other bits can generate its interrupt when its interrupt enable bit in the Un.IEN register is set.



## I b'68F'6Ui X'FUhY'8]j]gcf'@UhW('FY[]ghYf'

The UART Baud Rate Divisor Latch register is a 16-bit register.

BchY. Make sure the UART clock is set in MCCR4.

15 14												,		000_812			
	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0			
						BI	DR										
						0x0	000										
						R	w										
			15 0														

To establish communication with the UART channel, the baud rate should be set properly. The programmable baud rate generator is provided to give from 1 to 65535 divider number. The 16-bit divider register (UnBDR) should be written for the expected baud rate UART<sub>clock</sub> gets from MCCR4.

The baud rate calculation formula is shown in the following equation:

$$BDR = \frac{UART_{clock}}{16 \times BaudRate}$$

For a UART<sub>clock</sub> speed of 40 MHz, the divider value and error rate is listed in Table 12-6.

	I5FH <sub>₩cw_</sub> 1(\$ <sup>·</sup> A<	n
6 UiX 'fUhY'	8 ]j ]XYf	9ffcf`fl 논
1200	2083	0.02%
2400	1041	0.06%
4800	520	0.16%
9600	260	0.16%
19200	130	0.16%
38400	65	0.16%
57600	43	0.94%
115200	21	3.34%

HUV`Y`%&!\*`9IUad`Y`cZ6UiX`FUhY`7U`Wi`Uhjcb`fk]h\cih6:FŁ`



## I b'6: F`6Ui X`FUhY`: fUWN]cb'7ci bhYf`FY[]ghYf`

The Baud Rate Fraction Counter register is an 8-bit register.

					U0.BFR	=0x4000_8024, U1	.BFR=0x4000_812
7	6	5	4	3	2	1	0
			BFR				
			0x00				
			RW				
		7 BF	R Fra	ctions counte	r value.		
		0	0	Fraction co	ounter is disabled		
			N		ounter enabled. F Fraction counter		

#### HUV`Y`%&!+`9|Uad`Y`cZ6UiX`FUhY`7U`Wi`Uhjcb`

	I5FH <sub>wa</sub>	<u>w</u> ˈ1(\$ <sup>·</sup> A <nˈ< th=""><th></th></nˈ<>	
6 UiX 'fUhY'	8 ]j ]XYf <sup>.</sup>	: 7 BH	9ffcf`fl 분
1200	2083	85	0.00%
2400	1041	170	0.00%
4800	520	213	0.00%
9600	260	106	0.00%
19200	130	53	0.00%
38400	65	262	0.00%
57600	43	103	0.00%
115200	21	179	0.01%

FCNT = Float \* 256

The FCNT value is calculated using the equation above. For example, when the target baud rate is 4800 bps and UART<sub>clock</sub> is 40MHz, the BDR value is 520.8333. The integer number 520 should be the BDR value and the floating number 0.8333 will result in the FCNT value of 213, as shown below:

FCNT = 0.8333 \* 256 = 213.3333, so the FCNT value is 213.

The 8-bit fractional counter will count up by FCNT value every (baud rate)/16 periods and when the fractional counter overflows, the divisor value increments by 1. Therefore, this period will be compensated. In the next period, the divisor value will return to the original set value.



## I b"±8 HF ±bhYf !ZtUa Y 8 Y UmH]a Y F Y[]ghYf '

The UART Inter-frame Time register is an 8-bit register. A dummy delay can be inserted between two continuous transmits.



# :ibWfjcbU'8YgWfjdhjcb'

The UART module is compatible with 16450 UART. Additionally, fractional baud rate compensation logic is provided. This module does not have an internal FIFO block. Therefore, data transfer will establish interactive support.

## FYWY]jYf`GUad`]b[`H]a]b[`

The UART operates per the following timing:

If the falling edge is on the receive line, UART judges it as the start bit. From the start timing, UART oversamples 16 times of 1-bit and detects the bit value at the 7th sample of 16 samples.





### :][ifY`%&!'`GUad`]b[`H]a]b[`cZI5FH`FYWY]jYf`

**BchY.** It is recommended to enable debounce settings in the PCU block to reinforce the immunity of external glitch noise.

### HfUbga ]hhYf

The transmitter's function is to transmit data. The start bit, data bits, optional parity bit, and stop bit are serially shifted, with the least significant bit first. The number of data bits is selected in the DLAN[1:0] field in the Un.LCR register.

The parity bit is set according to the PARITY and PEN bit field in the Un.LCR register. If the parity type is even, then the parity bit depends on the one bit sum of all data bits. For odd parity, the parity bit is the inverted sum of all data bits.

The number of stop bits is selected in the STOPBIT field in the Un.LCR register.

An example of transmit data format is shown in Figure 12-4.



:][ifY`%&!(`HfUbga]h8UhU:cfaUh9IUad`Y`



### =bhYf!ZtUa Y`8 Y`UmHfUbga ]gg]cb`

The inter-frame delay function allows the transmitter to insert an Idle state on the TXD line between two characters. The width of the Idle state is defined in the WAITVAL field in the Un.IDTR register. When this field is set to 0, no time-delay is generated. Otherwise, the transmitter holds a high level on TXD after each transmitted character during the number of bit periods defined in the WATIVAL field.



: ][ifY`%&!) `=bhYf!ZtUaY`8Y`UmiH]a]b[`8]U[fUa`

### HfUbga]hi=bh¥ffidhi

The transmit operation creates interrupt flags. When the Transmitter Holding register is empty, the THRE interrupt flag will be set. When the Transmitter Shifter register is empty, the TXE interrupt flag will be set. Users can select which interrupt timing is best for the application.



: ][ i fY`%&!\* `HfUbga ]h=bhYffi dh'H]a ]b[ `8 ]U[ fUa `



# % "GYf]U`DYf]d\ YfU`=bhYfZJWY`fGD=L`

# Cj Yfj]Yk <sup>·</sup>

One-channel serial interface is provided for synchronous serial communications with external peripherals. The SPI block supports Master and Slave modes. Four signals are used for SPI communication – SS, SCK, MOSI, and MISO.

- Master or Slave operation
- Programmable clock polarity and phase
- 8, 9, 16, 17-bit wide transmit/receive register
- 8, 9, 16, 17-bit wide data frame
- Loop-back mode
- Programmable start, burst, and stop delay time



:][ifY'%!%6`cW\_'8]U[fUa



# D]b<sup>·</sup>8 Yg**W**]dh]cb<sup>·</sup>

#### HUV`Y`% !%91 hYfbU`D]bg`

D=B <sup>·</sup> B5A9 <sup>·</sup>	HMD9 '	89G7F=DH=CB
SS	I/O	SPI Slave select input / output
SCK	I/O	SPI Serial clock input / output
MOSI	I/O	SPI Serial data (Master output, Slave input)
MISO	I/O	SPI Serial data (Master input, Slave output)

# FY[]ghYfg<sup>·</sup>

The base address of SPI is 0x4000\_9000 and the register map is described in Table 13-2 and Table 13-3.

#### HUV`Y`% !&`GD=6 UgY`5 XXfYgg`

B5A9 <sup>.</sup>	65G9 <sup>-</sup> 588F9GG <sup>-</sup>
SPI	0x4000_9000

#### HUV`Y`% !' 'GD=F Y[ ]ghYf A Ud'

B5 A 9 <sup>-</sup>	C::G9H	HMD9 <sup>·</sup>	89G7F=DH=CB	F9G9H'J5@9'
SP.TDR	0x00	W	SPI Transmit Data Register	-
SP.RDR	0x00	R	SPI Receive Data Register	0x000000
SP.CR	0x04	RW	SPI Control Register	0x001020
SP.SR	0x08	RW	SPI Status Register	0x000006
SP.BR	0x0C	RW	SPI Baud rate Register	0x0000FF
SP.EN	0x10	RW	SPI Enable register	0x000000
SP.LR	0x14	RW	SPI delay Length Register	0x010101



# GD.H8 F GD=HfUbga ]h8 UHFY[ ]ghYf

SP.TDR is a 17-bit read/write register. It contains serial transmit data.



### GD.F8F'GD=FYWYjjY'8UtU'FY[]gtYf'

SP.RDR is a 17-bit read/write register. It contains serial receive data.

SP.RDR=0x4000\_9000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																							RDR								
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0								0)	x000	00							
																							RW								
					_																										
						16	F	RDR		Re	eceiv	/e Da	ata F	Regis	ter																
						0																									



# GD.7 F · · GD=7 cbfc``F Y[ ]ghYf

SP.CR is a 20-bit read/write register and can be set to configure SPI operation mode.

																											SI	P.CR=	0x40	00_9004
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
											TXBC	RXBC			SSCIE	TXIE	RXIE	SSMOD	SSOUT	LBE	SSMARK	SSMO	SSPOL			MS	MSBF	СРНА	CPOL	BITSZ
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	00
											RW	RW			RW	RW	RW	RW	RW	RW	RW	RW	RW			RW	RW	RW	RW	RW
					-	20	Т	ХВС			Тx	buff	fer c	lear	bit.															
											0			tion																
					-						1			Tx b		r														
						19	R	XBC			<u>Rx</u>			lear tion	bit															
											1			Rx b	uffe	r														
					-	16	S	SCIE						ang			pt Ei	nabl	e bit											<u> </u>
											0			nter																
					-						1								or bo	oth e	edge	s (L-	ЭН,	н→	L)					
						15	Т	XIE						nterr					-											
											0			smit smit																
					-	14	B	XIE											neu.											
									Receive Interrupt Enable bit         0       Receive Interrupt is disabled.         1       Receive Interrupt is enabled.																					
					_				1 Receive Interrupt is enabled.																					
						13	S	SMC	1     Receive Interrupt is enabled.       DD     SS Auto/Manual output select bit.																					
											0	S	SS OI																	
											1	<b>c</b>	5 01	- utpu		-			orm SSOI		era	.1011	mou	ie.						<u> </u>
					-	12	S	sou	т					signa																
											0			utpu																
					_						1			utpu																
						11	L	BE						mod						r mo	ode.									
											0			-bac -bac																
					-	10	S	SMA	<b>ASK</b>					naski																<u> </u>
						-	-	-	-		0	-		gnal	-															
														-					hen	SS si	ignal	l is a	ctive	2.						
											1	5	SS si	gnal		-						cc -								
					-	9	S	SMC	<u> </u>		52	out	nut	- signa				ta at	SCL	кеа	ges.	<b>33</b> S	igna	l is i	gnor	ea.				
						5	5		,		0			utpu				able	d.											
											1			utpu																
					-	8	S	SPO	L		SS	sign	al P	olari	ty se	elect	bit.													
											0			gnal																
					-			10			1			gnal				h.												
						5	N	/IS			0			ave s 5 in S																
											1			s in N																
					-	4	Ν	/ISBF	:					rans																
											0			s tra																
					-						1			is tr			d firs	st.												
					-	3	C	PHA	۱		SP	I Clo	ock P	hase	e bit															



#### DfcXiWhiGdYWjZjWUhjcb<sup>·</sup>

GYf]U`DYf]d\ YfU`=bHYfZJWY`fGD=L`

		0 Sampling of data occurs at odd edges (1,3,5,,15).
		1 Sampling of data occurs at even edges (2,4,6,,16).
2	CPOL	SPI Clock Polarity bit.
		0 Active-high clocks selected.
		1 Active-low clocks selected.
1	BITSZ	Transmit/Receive Data Bits select bit.
		00 8 bits
		01 9 bits
		10 16 bits
0		11 17 bits

CPOL=0, CPHA=0 : data sampling at rising edge, data changing at falling edge CPOL=0, CPHA=1 : data sampling at falling edge, data changing at rising edge CPOL=1, CPHA=0 : data sampling at falling edge, data changing at rising edge CPOL=1, CPHA=1 : data sampling at rising edge, data changing at falling edge



# GD.GF<sup>••</sup>GD=GHUhi g<sup>•</sup>F Y[ ]ghYf<sup>•</sup>

SP.SR is a 10-bit read/write register. It contains the status of SPI interface.

													S	P.SR=0x4	000_9008				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
									SSDET	NOSS	OVRF	UDRF	TXIDLE	TRDY	RRDY				
0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0				
								Ì	RC1	RC1	RC1	RC1	R	R	R				
			6	SSDET	Th	e rising	or falling	g edge of	SS signa	l Detect	flag.								
					0		-	t detecte	ed.										
					1	SS e	dge is de												
								e bit is c	leared w	hen it is	written	as "O".							
			5	SSON		-	tatus fla	-											
					0		gnal is in gnal is a												
			4	OVRF	Receive Overrun Error flag.														
			•	0111	0 Receive Overrun error is not detected.														
					0Receive Overrun error is not detected.1Receive Overrun error is detected.														
							- Th	is bit is c	leared b	y writing	g or read	ing SP.RE	DR.						
			3	UDRF	Tra	ansmit L	Inderrur	Error fla	ag.										
					0			derrun is											
					1	Tran		derrun is											
			2	TXIDLE	Te	oncmit/[		is bit is c Operatio		y writing	g or read	ing SP.TC	OR.						
			Z	INIDLE	0			itting da	-										
					1		s in IDLE	-	u										
			1	TRDY				npty flag.											
					0			fer is bus											
					1	Tran	smit buf	fer is rea	dy.										
								is bit is c	leared b	y writing	g data to	SP.TDR.							
			0	RRDY			uffer Rea	· ·											
					0			er has no											
					1	Rece		er has da			, data ta	0000							
							- Ih	is bit is c	leared b	y writing	g data to	SP.KDR.							

## GD.6 F ... GD=6 Ui X .F UhY F Y[ ]ghYf.

SP.BR is a 16-bit read/write register. The baud rate can be set by writing to the register.





SP.LR=0x4000\_9014

### GD.9 B<sup>••</sup> GD=9 bUV<sup>•</sup>Y<sup>•</sup>F Y[ ]ghYf<sup>•</sup>

SP.EN is a bit read/write register. It contains the SPI enable bit.



# GD.@F``GD=8 Y`Um@/b[ h\`F Y[ ]ghYf`

SP.LR is a 24-bit read/write register. It contains start, burst, and stop length values.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									SPL										B	TL							S	TL			
0	0	0	0	0	0	0	0		0x01										0x	01							0х	:01			
											R	w							R	w							R	w			

23	SPL	StoP Length value
16		$0x01 \sim 0xFF : 1 \sim 255 \text{ SCLKs.}$ (SPL $\geq 1$ )
15	BTL	BursT Length value
8		$0x01 \sim 0xFF : 1 \sim 255 \text{ SCLKs.}$ (BTL $\geq 1$ )
7	STL	STart Length value
0		$0x01 \sim 0xFF : 1 \sim 255 \text{ SCLKs.}$ (STL $\geq 1$ )





:][ifY'%!&'GD=KUjY'Zcfa'fGH@26H@UbX'GD@2

# :ibWijcbU`8YgWjdhjcb`

The SPI Transmit block and Receive block share the Clock Gen block but they are independent of each other. The Transmit and Receive blocks have double buffers and SPI is available for back to back transfer operation.

### GD=H]a ]b[

The SPI has four modes of operation. These modes essentially control the way data is clocked in or out of an SPI device. The configuration is done by two bits in the SPI control register (SP.CR). The clock polarity is specified by the CPOL control bit, which selects an active high or active low clock. The clock phase (CPHA) control bit selects one of the two fundamentally different transfer formats. To ensure proper communication between master and slave, both devices have to run in the same mode. This can require a reconfiguration of the master to match the requirements of different peripheral slaves.

The clock polarity has no significant effect on the transfer format. Switching this bit causes the clock signal to be inverted (active high becomes active low and idle low becomes idle high). The settings of the clock phase, however, select one of two different transfer timings, which are described in further detail in the next two chapters. Because the MOSI and MISO lines of the master and the slave are directly connected to each other, the diagrams show the timing of both devices – master and slave. The nSS line is the slave select input of the slave. The nSS pin of the master is not shown in the diagrams. It has to be inactive by a high level on this pin (if configured as input pin) or by configuring it as an output pin.

The timing of an SPI transfer where CPHA is zero is shown in Figure 13-3 and Figure 13-4. Two wave forms are shown for the SCK signal – one for CPOL equals zero and another for CPOL equals one.

When the SPI is configured as a slave, the transmission starts with the falling edge of the /SS line. This activates the SPI of the slave and the MSB of the byte stored in its data register (SP.TDR) is output on the MISO line. The actual transfer is started by a software write to the SP.TDR of the master. This causes the clock signal to be generated. In cases where the CPHA equals zero, the SCLK signal remains zero for the first half of the first SCLK cycle. This ensures that the data is stable on the input lines of both the master and the slave. The data on the input lines is read with the edge of the SCLK line from inactive to active state. The edge of the SCLK line from its active to its inactive state (falling edge if CPOL equals zero and rising edge if CPOL equals one) causes the data to be shifted one bit further so that the next bit is output on the MOSI and MISO lines.





: ][ i fY'% !' 'GD=HfUbgZ/f H]a ]b[ '%#( 'f17 D<51\$ž7 DC @1\$žA G6 : 1\$Ł'



: ][ i fY'% !( `GD=`HfUbgZ/f`H]a ]b[ `&#( `ff7 D<51\$ž7 DC @) %zAG6 : 1%L`

The timing of an SPI transfer where CPHA is 1, is shown in Figure 13-5 and Figure 13-6.Two wave forms are shown for the SCLK signal – one for CPOL equals zero and another for CPOL equals one.

Similar to the previous cases, the falling edge of the nSS lines selects and activates the slave. Compared to the previous cases, where CPHA equals zero, the transmission is not started and the MSB is not output by the slave at this stage. The actual transfer is started by a software write to the SP.TDR of the master which causes the clock signal to be generated. The first edge of the SCLK signal from its inactive to its active state (rising edge if CPOL equals zero and falling edge if CPOL equals one) causes both the master and the slave to output the MSB of the byte in the SP.TDR.

As shown in Figure 13-3 and Figure 13-4, there is no delay of half a SCLK-cycle. The SCLK line changes its level immediately at the beginning of the first SCLK-cycle. The data on the input lines is read with the edge of the SCLK line from its active to its inactive state (falling edge if CPOL equals zero and rising edge if CPOL equals one). After eight clock pulses, the transmission is completed.



: ][ i fY'% !) `GD=HiUbg2Yf`H]a ]b[ '' #( `fI7 D<51%27 DC @ \$ZAG6: 1\$Ł`









# % "=<sup>8</sup>7 <sup>−</sup>=bh¥f Z.W¥<sup>−</sup>

# Cj Yfj]Yk<sup>·</sup>

The Inter-Integrated Circuit ( $I^2C$ ) bus serves as an interface between the microcontroller and the serial  $I^2C$  bus. It provides two wires, serial bus interface to a large number of popular devices and allows parallel-bus systems to communicate bidirectionally with the  $I^2C$ -bus. Features include:

- Master and slave operation
- Programmable communication speed
- Multi-master bus configuration
- 7-bit addressing mode
- Standard data rate of 100/400 KBps
- STOP signal generation and detection
- START signal generation
- ACK bit generation and detection



### :][ifY'%(!%"≜7`6`cW\_'8]U[fUa`



# D]b<sup>·</sup>8 Yg**W**]dh**]**cb<sup>·</sup>

### HUV`Y`%(!%=<sup>\$</sup>7`+bhYfZJWY`91 hYfbU`D]bg`

D=B`B5A9`	HMD9	89G7F=DH=CB
SCL	I/O	I <sup>2</sup> C channel Serial clock bus line (open-drain)
SDA	I/O	I <sup>2</sup> C channel Serial data bus line (open-drain)

# FY[]ghYfg<sup>·</sup>

The base address of I<sup>2</sup>C is 0x4000\_A000. The register map is described in Table 14-2 and Table 14-3.

### HUV`Y`%(!&`=<sup>\$</sup>7 `=bhYfZUWY`6 UgY`5 XXfYgg`

B5 A 9 <sup>·</sup>	6 5 G9 5 8 8 F 9 GG
l <sup>2</sup> C	0x4000 A000

#### HUV`Y`%{!' <sup>\*</sup>≜7 <sup>•</sup>F Y[ ]ghYf <sup>•</sup>A Ud<sup>•</sup>

B5 A 9 <sup>.</sup>	C::G9H	HMD9 <sup>·</sup>	89G7F=DH=CB	F9G9H J5@9
IC.DR	0x00	RW	I <sup>2</sup> C Data Register	0xFF
IC.SR	0x08	R, RW	I <sup>2</sup> C Status Register	0x00
IC.SAR	0x0C	RW	I <sup>2</sup> C Slave Address Register	0x00
IC.CR	0x14	RW	I <sup>2</sup> C Control Register	0x00
IC.SCLL	0x18	RW	I <sup>2</sup> C SCL LOW duration Register	0xFFFF
IC.SCLH	0x1C	RW	I <sup>2</sup> C SCL HIGH duration Register	0xFFFF
IC.SDH	0x20	RW	I <sup>2</sup> C SDA Hold Register	0x7F



IC.SR=0x4000\_A008

# 

IC.DR is an 8-bit read/write register. It contains a byte of serial data to be transmitted or a byte which has just been received.



# *⊒* "GF <sup>·</sup> ≜7 <sup>·</sup>GhUhi g <sup>·</sup>F Y[ ]ghYf <sup>·</sup>

IC.SR is an 8-bit read/write register. It contains the status of  $I^2C$  bus interface. Writing to the register clears the status bits.

7	6	5	4	3	2	1	0			
GCALL	TEND	STOP	SSEL	MLOST	BUSY	TMODE	RXACK			
0	0	0	0	0	0	0	0			
RW	RW	RW	RW	RW	RW	RW	RW			
	7	GCALL	General call flag							
			······································	ll is not detected.						
				Il detected or slav	e address (ID by	vte) was sent.				
	6	TEND	1 Byte transmissic		, ,					
				nission is working	or not complete	ed.				
				nission is complet						
	5	STOP	STOP flag							
			0 STOP is no							
			1 STOP is de							
	4	SSEL	Slave flag							
			0 Slave is no	t selected.						
			1 Slave is sel							
	3	MLOST	Mastership lost fla	-						
			0 Mastership	o is not lost.						
			1 Mastership	o is lost.						
	2	BUSY	BUSY flag							
				n IDLE state.						
			1 I <sup>2</sup> C bus is b							
	1	TMODE	Transmitter/Recei							
			0 Receiver m							
			1 Transmitter mode.							
	0	RXACK	Rx ACK flag 0 Rx ACK is not received.							
			1 Rx ACK is r	eceivea.						

DG\$' - &\$%\$&%+`



=&7 <sup>:</sup>=bhYf ZJWY

IC.CR=0x4000\_A014

# 

IC.SAR is an 8-bits read/write register. It shows the address in Slave mode.

						IC	.SAR=0x4000_A00C					
7	6	5	4	3	2	1	0					
		SVAD										
		0x00										
			RW				RW					
	7 1	SVAD	7-bit Slave Addre	ess								
	0	GCEN	0 General o	General call enable bit         0       General call is disabled.         1       General call is enabled.								

# *⊒* "7 F<sup>`</sup> ≜7 '7 cblfc`'F Y[ ]ghYf<sup>`</sup>

IC.CR is a 16-bit read/write register. This register can be set to configure  $I^2C$  operation mode and simultaneously allowed for  $I^2C$  transactions to be kicked off.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						INTDEL		Ħ		SOFTRST	INTEN	ACKEN		STOP	START
0	0	0	0	0	0	(	00	0	0	0	0	0	0	0	0
						R	W	R		RW	RW	RW		RW	RW
				INTDEL	-	Interval delay value between address and data transfer (or DATA and DATA)									
			8		-		* ICnSCLI * ICnSCLI								
					-		* ICnSCLI								
					-		* ICnSCLI								
			7	IIF	_	Interrup	ot status l	oit							
					-	0 In <sup>.</sup>	terrupt is	inactive							
							terrupt is								
			5	SOFTRST	-		et enable								
					-		ft Reset								
			4	INTEN			ft Reset i t enable		d						
			-		-		terrupt is		d.						
					-	-	terrupt is								
			3	ACKEN	_	ACK ena	ıble bit ir	Receive	r mode.						
					-	0 AC	CK is not :	sent afte	r receivi	ng data.					
							CK is sent		-						
			1	STOP		•	hable bit								next
					-		ssion will		oed ever	n though	ACK sign	hal has b	een rece	eived.	
					-		op is disa op is ena		nen this l	hit is set	transmi	ssion wi	ll he stor	ned	
			0	START			ssion sta				, cransini	551011 401	1 00 310	pcu.	
			-		-		aits in sla								
							arts trans			er mode.					





### :][ifY`%{!&`=BH89@]b`AUghYf`AcXY`

# - **∃** "G7 @@= <sup>±</sup>7 <sup>·</sup>G7 @@CK <sup>·</sup>8 i fUhjcb<sup>·</sup>FY[ ]ghYf <sup>·</sup>

SCL

IC.SCLL is a 16-bit read/write register. SCL LOW time can be set by writing this register in Master mode.

													IC.S	SCLL=0x40	000_A01
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				SCLL											
		0xFFFF													
			RW												
			15	SCLL			iration va								
					SCL	L = ( PCL	.K * SCLL	[15:0])-	+ 2*PCLK	S					
			0		Defa	ault valu	ie is OxFF	FF.							
															]
									SC	LL :					
									<						





# = *d* = *d*

IC.SCLH is a 16-bit read/write register. SCL HIGH time can be set by writing this register in Master mode.





: ][ i fY<sup>·</sup>%(!( <sup>·</sup>G7 @<*≒*, < <sup>·</sup>H]a ]b[ <sup>·</sup>

# *⊒* 'G8 < " G8 5 '< c`X`F Y[ ]ghYf '

IC.SDH is a 15-bit read/write register. SDA HOLD time can be set by writing this register in Master mode.

													IC.S	SDH=0x4	000_A020
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					SDH										
								0x7FFF							
								RW							
			14	SDH	SDA		ime setti	ng value							





### : ][ i fY'%(!) `G85`<C@8`H]a ]b[ `



# :ibWfjcbU`8YgWfjdhjcb`

# ≝7 `6]hˈ**HfU**bgZYf`

The data on the SDA line must be stable during the "H" period of the clock. The "H" or "L" state of the data line can only change when the clock signal on the SCL line is "L" (see Figure 14-6).



### : ][ i fY`%{ !\* `=\*7 `6 i g`6 ]hHfUbgZYf`

### GH5 F H#F Yd YUNYX GH5 F H#GHC D

Within the procedure of the  $l^2$ C-bus, unique situations arise which are defined as START(S) and STOP(P) conditions (see Figure 14-7).

An "H" to "L" transition on the SDA line while SCL is "H" is one such unique case. This situation indicates a START condition. An "L" to "H" transition on the SDA line while SCL is "H" defines a STOP condition.

START and STOP conditions are always generated by the Master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition.

The bus is busy if a repeated START(Sr) is generated instead of a STOP condition. In this respect, the START(S) and repeated START(Sr) conditions are functionally identical. For the remainder of this document therefore, the S symbol will be used as a generic term to represent both the START and repeated START conditions, unless Sr is particularly relevant.

Detection of START and STOP conditions by devices connected to the bus is easy if they incorporate the necessary interfacing hardware. However, microcontrollers with no such interface have to sample the SDA line at least twice per clock period to sense the transition.





#### :][ifY`%{!+`GH5FH`UbX`GHCD`7cbX]h]cb`

### 8 UHJ HFUbgZYf

Every byte put on the SDA line must be 8-bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first (see Figure 14-8). If a slave can't receive or transmit another complete byte of data until it has performed some other function, for example servicing an internal interrupt, it can hold the clock line SCL "L" to force the master into a wait state. Data transfer then continues when the slave is ready for another byte of data and releases clock line SCL.

A message which starts with such an address can be terminated by generation of a STOP condition, even during the transmission of a byte. In this case, no acknowledge is generated.



: ][ i fY`%(!, `=\*7 `6 i g`8 UHJ'HfUbgZ/f`





# 5 W\_bck `YX[ Y'

Data transfer with acknowledge is obligatory. The acknowledge-related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse.

The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable "L" during the "H" period of this clock pulse (see Figure 14-9). Set-up and hold times must also be taken into account.

When a slave doesn't acknowledge the slave address (for example, it is unable to receive or transmit because it is performing some real-time function), the data line must be left "H" by the slave. The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer.

If a slave-receiver does acknowledge the slave address but, sometime later in the transfer cannot receive any more data bytes, the master must again abort the transfer. This is indicated by the slave generating the not-acknowledge on the first byte to follow. The slave leaves the data line "H" and the master generates a STOP or a repeated START condition.

If a master-receiver is involved in a transfer, it must signal the end of data to the slave-transmitter by not generating acknowledge on the last byte that was clocked out of the slave. The slave-transmitter must release the data line to allow the master to generate a STOP or repeated START condition.



: ][ i fY'% !- `=\*7 `6 i g'5 W\_bck `YX[ Y



### GmbWtfcb]nUhjcb

All masters generate their own clock on the SCL line to transfer messages on the I<sup>2</sup>C-bus. Data is only valid during the "H" period of the clock. Therefore, a defined clock is required for the bit-by-bit arbitration procedure to take place.

Clock synchronization is performed using the wired-AND connection of I<sup>2</sup>C interfaces to the SCL line. This means that an "H" to "L" transition on the SCL line will cause the devices to start counting off their "L" period and, once a device clock has gone "L", it will hold the SCL line in that state until the clock "H" state is reached (see Figure 14-10). However, the "L" to "H" transition of this clock may not change the state of the SCL line if another clock is still within its "L" by the device with the longest "L" period. Devices with shorter "L" periods enter an "H" wait-state during this time.

When all devices concerned have counted off their "L" period, the clock line will be released and go "H". There will then be no difference between the device clocks and the state of the SCL line, and the devices will start counting their "H" periods. The first device to complete its "H" period will again pull the SCL line "L".



:][ifY`%(!%\$`7`cW\_`GmbW(fcb]nUh]cb`8if]b[`h\Y`5fV]hfUh]cb`DfcWYXifY`



# 5 fV]lfUh]cb<sup>·</sup>

A master may start a transfer only if the bus is free. Two or more masters may generate a START condition within the minimum hold time of the START condition which results in a defined START condition to the bus.

Arbitration takes place on the SDA line, while the SCL line is at the "H" level, in such a way that the master which transmits "H" level, while another master is transmitting "L" level will switch off its DATA output stage because the level on the bus doesn't correspond to its own level.

Arbitration can continue for many bits. Its first stage is comparison of the address bits. If the masters are each trying to address the same device, arbitration continues with comparison of the data-bits if they are master-transmitter or acknowledge-bits if they are master-receiver. Because address and data information on the I<sup>2</sup>C-bus is determined by the winning master, no information is lost during the arbitration process.

A master that loses the arbitration can generate clock pulses until the end of the byte in which it loses the arbitration.

If a master also incorporates a slave function and it loses arbitration during the addressing stage, it's possible that the winning master is trying to address it. The losing master must therefore switch over immediately to its slave mode.

Figure 14-11 shows the arbitration procedure for two masters. Of course, more may be involved (depending on how many masters are connected to the bus). As soon as there is a difference between the internal data level of the master generating Device1 data out and the actual level on the SDA line, its data output is switched off, which means that a "H" output level is then connected to the bus. This will not affect the data transfer initiated by the winning master.



:][ifY`%{!%%5fV]hfUh]cb`DfcWYXifY`6YhkYYb`Hkc`AUghYfg`

# ≝7 <sup>·</sup>CdYf**Uh]**cb<sup>·</sup>

I<sup>2</sup>C supports the interrupt operation. Once interrupt is serviced, the IIF (IC.CR[7]) flag is set. ICnSR shows I<sup>2</sup>Cbus status information and the SCL line stays "L" before the register is written as a certain value. The status register can be cleared by writing to the status register.


### A UghYf 'Hf Ubga ]hhYf '

The master transmitter shows the flow of transmitter in Master mode (see Figure 14-12).



:][ifY`%{!%&`HfUbga]HhYf`:`ckW(Ufh`]b`AUghYf`AcXY`



## AUghYf`FYWY]jYf`

The master receiver shows the flow of receiver in Master mode (see Figure 14-13).



:][ifY`%{!%`FYWY]jYf`:`ckW(Ufh`]b`AUghYf`AcXY`



## G`Uj Y`HfUbga ]HYf`

The slave transmitter shows the flow of transmitter in Slave mode (see Figure 14-14).



:][ifY`%(!%(`HfUbga]HhYf`:`ckW(Ufh`]b`G`UjY`AcXY`



## G`Uj Y`F YWY]j Yf`

The slave receiver shows the flow of receiver in Slave mode (see Figure 14-15).



:][ifY`%(!%)`FYWY]jYf`:`ckW(Ufh`]b`G`UjY`AcXY`



# %) "Achcf Di`gY K ]Xh `AcXi`Uhcf fADK AŁ

# Cj Yfj ]Yk <sup>·</sup>

Motor Pulse Width Modulator (MPWM) is a programmable motor controller which is optimized for 3-phase AC and DC motor control applications. It can be used in many other applications that require timing, counting, and comparison features.

MPWM includes 3 channels, each of which controls a pair of outputs that can control a motor.

- 16-bit counter
- 6-channel outputs for motor control
- Dead-time support
- Protection event and over voltage event handling
- 6 ADC trigger outputs
- Interval interrupt mode (period interrupt only)
- Up-down count mode

The MPWM clock source which is MPWM counter clock source will be provided from the SCU block. The MPWM resolution and period will be defined by this MPWM clock configuration. The default MPWM clock is the same as the RINGOSC clock. Prior to enabling the MPWM module, proper MPWM clock selection is required.

D=B <sup>·</sup> B5A9 <sup>·</sup>	HMD9 <sup>·</sup>	89G7F=DH=CB
MPWMUH	0	MPWM Phase-U H-side output
MPWMUL	0	MPWM Phase-U L-side output
MPWMVH	0	MPWM Phase-V H-side output
MPWMVL	0	MPWM Phase-V L-side output
MPWMWH	0	MPWM Phase-W H-side output
MPWMWL	0	MPWM Phase-W L-side output
PRTIN	-	MPWM Protection Input
OVIN		MPWM Over-voltage Input

#### HUV`Y`%) !%91 hYfbU`G][ bU'g`

# D]b'8 YgW]dhjcb'

#### PWM PORT INTERRUPT ► PORT HI-Z CONTROL ADC TRIGGER 1 ADC TRIGGER 2 & STATUS CONTROL ADC TRIGGER 3 ADC TRIGGER 4 ADC TRIGGER 6 ADC TRIGGER 5 PWM IRQ PROTECTION IRQ OVER VOLTAGE IRQ TRIGGER 1 TRIGGER 2 TRIGGER 3 TRIGGER 5 TRIGGER 6 **TRIGGER** 4 :][ifY'%)!%6`cW\_'8]U[fUa '







# FY[]gh¥fg<sup>·</sup>

The base address of MPWM is shown in Table 15-2.

#### HUV`Y'%) !& A DK A '6 UgY'5 XXf Ygg'

B5A9 <sup>.</sup>	6 5 G9 5 8 8 F 9 GG
MPWM	0x4000 4000

Table 15-3 shows the register memory map.

#### HUV`Y'%) !' `A DK A 'F Y[ ]ghYf `A Ud`

B5 A 9 <sup>·</sup>	C::G9H	HMD9 <sup>°</sup>	89G7F=DH=CB	F9G9H'J5@9'
MP.MR	0x0000	RW	MPWM Mode register	0x0000_0000
MP.OLR	0x0004	RW	MPWM Output Level register	0x0000_00000
MP.FOR	0x0008	RW	MPWM Force Output register	0x0000_0000
MP.PRD	0x000C	RW	MPWM Period register	0x0000_0002
MP.DUH	0x0010	RW	MPWM Duty UH register	0x0000_0001
MP.DVH	0x0014	RW	MPWM Duty VH register	0x0000_0001
MP.DWH	0x0018	RW	MPWM Duty WH register	0x0000_0001
MP.DUL	0x001C	RW	MPWM Duty UL register	0x0000_0001
MP.DVL	0x0020	RW	MPWM Duty VL register	0x0000_0001
MP.DWL	0x0024	RW	MPWM Duty WL register	0x0000_0001
MP.CR1	0x0028	RW	MPWM Control register 1	0x0000_0000
MP.CR2	0x002C	RW	MPWM Control register 2	0x0000_0000
MP.SR	0x0030	R	MPWM Status register	0x0000_0000
MP.IER	0x0034	RW	MPWM Interrupt Enable	0x0000_0000
MP.CNT	0x0038	R	MPWM counter register	0x0000_0001
MP.DTR	0x003C	RW	MPWM dead time control	0x0000_0000
MP.PCR0	0x0040	RW	MPWM protection 0 control register	0x0000_0000
MP.PSR0	0x0044	RW	MPWM protection 0 status register	0x0000_0080
MP.PCR1	0x0048	RW	MPWM protection 1 control register	0x0000_0000
MP.PSR1	0x004C	RW	MPWM protection 1 status register	0x0000_0000
-	0x0054	-	Reserved	-
MP.ATR1	0x0058	RW	MPWM ADC Trigger reg1	0x0000_0000
MP.ATR2	0x005C	RW	MPWM ADC Trigger reg2	0x0000_00000
MP.ATR3	0x0060	RW	MPWM ADC Trigger reg3	0x0000_0000
MP.ATR4	0x0064	RW	MPWM ADC Trigger reg4	0x0000_0000
MP.ATR5	0x0068	RW	MPWM ADC Trigger reg5	0x0000_00000
MP.ATR6	0x006C	RW	MPWM ADC Trigger reg6	0x0000_00000



#### A D'A F`A DK A `A c XY`F Y[ ]ghYf`

The Motor PWM operation mode register is a 16-bit register.

													MP.N	VR=0x40	000_4000
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MOTORB								UAO		dUT	BUP		МСНМОD		NMODAN
0								0		0	0		00	)	0
RW								RW		RW	RW		RW	,	RW
1								I							
			15	Ν	<b>NOTORB</b>	0	Moto	or mode							
						1		nal mode	9						
			7	ι	JAO	0	Upda	ate will b	e execut	ed at de	signated	timing.			
						1	Upda	ate all du	ty, perio	d registe	r at once	е.			
									E set, Di	uty and	Period re	egisters a	are updat	ed afte	r two
								1 clocks							
			5	Т	UP	0							eriod mate	ch.	<u> </u>
						1						ry perio			
			4	E	BUP	0							ottom ma	tch	
			2	•	лснмор			annels sy			ed at eve	ry botto	m match		
			1	, in the second s	VICTIVIOD	00		H decide			w time o	f H-ch			
			-				-	L decide		-					
						01		annel asy		-		-			
							Duty	H decide	es toggle	high tin	ne of H-c	h			
							Duty	L decide	s toggle	low time	e of H-ch	l			
							L cha	innel bec	ome the	inversio	on of H cl	hannel			
						10		annel syn							
								H decide							
								innel bec			on of H cl	hannel			
			0		JPDOWN	11		/alid (san			ailabla.u	when MO		<u>،</u>	
			U	Ĺ		0							TORB='1'		'0')
						T	PVVIV		vii count	. moue (	THIS DIT S				0)

After the initial PWM period and duty is set, the UAO bit should be set once for updating the setting value into internal operating registers. This action will help to transfer the setting data from the user interface register to the internal operating register. The UAO bit should stay at the set state for at least 2 PWM clock periods. If this does not occur, the update command can be missed and internal registers will retain the previous data.

The MCHMOD in the MP.MR field is only effective when MOTORB in MP.MR is a clear "0". Otherwise, the MCHMOD field value will be ignored internally and will retain the "00" value.

The UPDOWN in the MP.MR field is only effective when MOTORB in MP.MR is set to "1". Otherwise, the UPDOWN field value will be ignored internally and will retain the "1" value. In the Motor mode, the counter is always updown count operation.



#### A D'C @F A DK A 'Cihdihi@'j Y FY[]ghYf'

The PWM output level register is an 8-bit register. This register controls the active level of each PWM output port. The default active level is negated when the corresponding bit is set.

The normal level is defined in each operating mode.



The normal level is defined in each operating mode as shown in Table 15-4.

DKA Cihdihi	ØV: V.	BCFA	5 @a cXY <sup>:</sup>	ACHCFʿAcXY	
	@⁄j Ƴ`	I D'AcXY	ID8CKB'AcXY		
WH	Default level	LOW	HIGH	LOW	
٧٧Ħ	Active level	HIGH	LOW	HIGH	
WL	Default level	LOW	LOW	HIGH	
VVL	Active level	HIGH	HIGH	LOW	
VH	Default level	LOW	HIGH	LOW	
VП	Active level	HIGH	LOW	HIGH	
VL	Default level	LOW	LOW	HIGH	
VL	Active level	HIGH	HIGH	LOW	
	Default level	LOW	HIGH	LOW	
UH	Active level	HIGH	LOW	HIGH	
	Default level	LOW	LOW	HIGH	
UL	Active level	HIGH	HIGH	LOW	

#### HUV`Y`%)!( `A DK A `Ci hdi h`@/j Y``GYht]b[ `

The Polarity Control block is shown in Figure 15-2 using the WH signal polarity control example.







### A D': CF A DK A : cf WY Ci hdi h F Y[ ]gh Yf

The PWM force output register is an 8-bit register. The PWM output level can be forced by an abnormal event externally or user-intended condition. When the forced condition occurs, each PWM output level which is programmed in the Force Output register will be forced.

7	6		5	4		3	2	1	0
		w	/HFL	VHFL		UHFL	WLFL	VLFL	ULFL
0	0		0	0		0	0	0	0
		I	RW	RW		RW	RW	RW	RW
		5	WHFL		Selec	t WH Output	Force Level		
					0	Output Forc	e Level is 'L'		
					1	Output Forc	e Level is 'H'		
		4	VHFL	_	Selec	t VH Output	Force Level		
					0	Output Forc	e Level is 'L'		
					1	Output Forc	e Level is 'H'		
		3	UHFL	_	Selec	t UH Output	Force Level		
					0	Output Forc	e Level is 'L'		
					1	Output Forc	e Level is 'H'		
		2	WLFL	_	Selec	ct WL Output	Force Level		
					0	Output Forc	e Level is 'L'		
					1	Output Forc	e Level is 'H'		
		1	VLFL		Selec	ct VL Output I	Force Level		
					0	Output Forc	e Level is 'L'		
					1	Output Forc	e Level is 'H'		
		0	ULFL		Selec	t UL Output	Force Level		
					0	Output Forc	e Level is 'L'		
					1	Output Forc	e Level is 'H'		

MP.FOR=0x4000\_4008



### A D'7 F % A DK A '7 cblfc``F Y[ ]ghYf '%

The PWM Control Register 1 is a 16-bit register.



Basically, PRDIRQ and BOTIRQ are generated every period. However, the interrupt interval can be controlled from 0 to 8 periods. When IRQN.CR1 = 0, the interrupt is requested every period, otherwise the interrupt is requested every (IRQN+1) times of period.

### A D'7 F & A DK A '7 cblfc``F Y[ ]ghYf '&

The PWM Control Register 2 is an 8-bit register.





### A D'DF 8 'A DK A 'DYf]c X F Y[ ]ghYf'

The PWM Period register is a 16-bit register.

													MF	P.PRD=0x	4000400
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PER	IOD							
							0x0	002							
							R	w							
				15	PER	IOD	1	.6-bit PV	/M peric	od. It sho	uld be la	arger tha	n 0x0010	)	
				0			(	if Duty is	0x0000	, PWM v	vill not w	vork)			

## A D'8 I < `A DK A `8 i hnil < `F Y[ ]ghYf`

The PWM UH channel duty register is a 16-bit register.

													MP.I	DUH=0x4	000_401
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DL	IΥ							
							0x0	001							
							R	N							
				15	DUT	Υ	1	6-bit PV	/M Duty	for UH o	output.				
				0			It	should	be large	r than 0	(0001				
							(i	f Duty is	0x0000	, PWM v	vill not w	ork)			

### AD'8J < ADK A'8i mJ < FY[]ghff'

The PWM VH channel duty register is a 16-bit register.

													MP.	DVH=0x4	000_401
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DL	JTY							
							0x0	001							
							P	w							
							Ň	••							
				15	DUT	Υ	1	.6-bit PV	/M Duty	for VH c	output.				<u> </u>
				0					-	r than 0>					
							(	if Duty is	0x0000	, PWM v	vill not w	vork)			



### A D'8 K < A DK A '8 i hmK < 'F Y[ ]ghYf '

The PWM WH channel duty register is a 16-bit register.

													MP.D	WH=0x4	000_4018
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DL	JTY							
							0x0	0001							
							R	w							
				15	DUT	Υ	1	L6-bit PV	/M Duty	for WH	output.				
				0			ľ	t should	be large	r than 0x	<0001				
							(	if Duty is	0x0000,	, PWM v	vill not w	ork)			

## A D'81 @A DK A '8 i hmil @F Y[]ghYf'

The PWM UL channel duty register is a 16-bit register.

													MP.	DUL=0x4	000_401
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DI	JTY							
							0x0	001							
							R	w							
				15	DUT	Y	1	.6-bit PV	/M Duty	for UL o	utput.				
							I	t should	be large	r than 0	(0001				
				0			(	if Duty is	0x0000	, PWM v	vill not w	ork)			

#### A D'8 J @ A DK A '8 i hm J @ F Y[ ]gh Yf '

The PWM VL channel duty register is a 16-bit register.

													MP	DVL=0x4	000_402
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DL	JTY							
<u> </u>															
							0x0	001							
							R	w							
				15	DUT	ΓY	1	.6-bit PV	/M Duty	for VL o	utput.				
							ľ	t should	be large	r than O	x0001				
				0			(	if Duty is	0x0000	, PWM v	vill not w	ork)			



## A D'8 K @A DK A '8 i hmiK @F Y[ ]ghYf '

The PWM WL channel duty register is a 16-bit register.

													MP.C	DWL=0x4	000_4024
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DL	ΙТΥ							
							0x0	001							
							R	w							
				15	DUT	Υ		.6-bit PW t should	-						
				0			(	if Duty is	0x0000	, PWM	will not w	/ork)			

## A D'+9 F `A DK A `+bhYffi dh'9 bUV`Y`F Y[ ]ghYf`

The PWM Interrupt Enable Register is an 8-bit register.

MP.IER=0x4000\_4034

7	6	5	4	3	2	1	0
PRDIEN	BOTIEN	WHIE	VHIE	UHIE	WLIE	VLIE	ULIE
0	0	0	0	0	0	0	0
RW	RW	RW	RW	RW	RW	RW	RW

7	PRDIEN	PWM Counter Period Interrupt enable
		0 interrupt disable
		1 interrupt enable
6	BOTIEN	PWM Counter Bottom Interrupt enable
		0 interrupt disable
		1 interrupt enable
5	WHIE	WH Duty or ATR6 Match Interrupt enable
	ATR6IE	0 interrupt disable
		1 interrupt enable
4	VHIE	VH Duty or ATR5 Match Interrupt enable
	ATR5IE	0 interrupt disable
		1 interrupt enable
3	UHIE	UH Duty or ATR4 Match Interrupt enable
	ATR4IE	0 interrupt disable
		1 interrupt enable
2	WLIE	WL Duty or ATR3 Match Interrupt enable
	ATR3IE	0 interrupt disable
		1 interrupt enable
1	VLIE	VL Duty or ATR2 Match Interrupt enable
	ATR2IE	0 interrupt disable
		1 interrupt enable
0	ULIE	UL Duty or ATR1 Match Interrupt enable
	ATR1IE	0 interrupt disable
		1 interrupt enable



MPSR-0v/000 /030

MP.IER[5:0] control bits are shared by the duty match interrupt event and ADC trigger match interrupt event. When ADC trigger mode is disabled, the interrupt is generated by the duty match condition. In other instances, the interrupt is generated by the ADC trigger counter match condition. The ADC trigger mode is selected by the ATMOD bit field in the ATRm register.

### A D'GF ' A DK A 'GHJhi g'F Y[ ]ghYf '

The PWM Status Register is a 16-bit register.

													IVI	P.3N-0X40	00_4030
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMOQ		IRQCNT						PRDIF	BOTIF	DWHIF ATR6F	DVHIF ATR5F	DUHIF ATR4F	DWLIF ATR3F	DVLIF ATR2F	DULIF ATR1F
0		000		0	0	0	0	0	0	0	0	0	0	0	0
RW		RW						RW	RW	RW	RW	RW	RW	RW	RW

15	DOWN	0	PWM Count Up
		1	PWM Count Down
14	IRQCNT[2:0]		Interrupt count number of period match
12			(Interval PRDIRQ mode)
7	PRDIF		PWM Period Interrupt flag(write "1" to clear flag)
		0	No interrupt occurred
		1	Interrupt occurred
6	BOTIF		PWM Bottom Interrupt flag(write "1" to clear flag)
		0	No interrupt occurred
		1	Interrupt occurred
5	DWHIF		PWM duty WH interrupt flag(write "1" to clear flag)
	ATR6F		(Duty interrupt is enabled if ATR6 was disabled)
		0	No interrupt occurred
		1	Interrupt occurred
4	DVHIF		PWM duty VH interrupt flag(write "1" to clear flag)
	ATR5F		(Duty interrupt is enabled if ATR5 was disabled)
		0	No interrupt occurred
		1	Interrupt occurred
3	DUHIF		PWM duty UH interrupt flag(write "1" to clear flag)
	ATR4F		(Duty interrupt is enabled if ATR4 was disabled)
		0	No interrupt occurred
		1	Interrupt occurred
2	DWLIF		PWM duty WL interrupt flag(write "1" to clear flag)
	ATR3F		(Duty interrupt is enabled if ATR3 was disabled)
		0	No interrupt occurred
		1	Interrupt occurred
1	DVLIF		PWM duty VL interrupt flag(write "1" to clear flag)
	ATR2F		(Duty interrupt is enabled if ATR2 was disabled)
		0	No interrupt occurred
		1	Interrupt occurred
0	DULIF		PWM duty UL interrupt flag(write "1" to clear flag)
	ATR1F		(Duty interrupt is enabled if ATR1 was disabled)
		0	No interrupt occurred
		1	Interrupt occurred

MP.SR[5:0] status bits are shared by the duty match interrupt event and ADC trigger match interrupt event. When the ADC trigger mode is disabled, the interrupt is generated by the duty match condition. In other instances, the interrupt is generated by the ADC trigger counter match condition. The ADC trigger mode is selected by the ATMOD bit field in the ATRm register.



MPDTR-0v4000 4030

### A D'7 BH' A DK A '7 ci bhYf 'F Y[ ]ghYf '

The PWM Counter Register is a 16-bit read-only register.



### A D'8 HF A DK A 8 YUX HJa Y F Y[ ]ghYf

The PWM Dead Time register is a 16-bit register.

i i								1					IVIP.	DTR=0x40	00_403
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DTEN	PSHRT						DTCLK				ł	5			
0	0	0	0	0	0	0	0				0x	00			
RW							RW	İ			R	N			
				15	DTEN		2 cha shou 0 1 Prote This chan	annel sy Id be dis Disable Enable ect shor functior nel moo . L-side i Enable	unction en mmetric sabled in e Dead-tin Dead-tin t condition n is effect de, never is always output s	mode de <u>2 channe</u> me functi n tive only activate opposite hort pro	el symme ion for 2 ch ed on bc of H-sid tection fi	annel sy annel sy oth H-sic e. unction.	de. ymmetrio de and L	c mode. -side at	For 1 same
				8 7 0	DTCLK		0 1 Deac high	Disable d-time p Dead t Dead t d Time v transitio	off both o <u>e output s</u> rescaler ime coun ime coun value (De on' in nor Dead tim	ter uses ter uses ter uses ad time mal pola	PWM CL PWM CL PWM CL setting r	K/4 K/16			

The Protect Short condition is only for internal PWM level, not for external PWM level. When the internal signal of H-side and L-side are the same high level, the protection short function works to force both H-side and L-side to low level.



#### AD'D7Fb

## ADKA DfchYWFjcb \$2%7 cbffc``FY[]ghYf

The PWM Protection Control register is a 16-bit register.

										м	P.PCR0=0	x4000_40	040, MP.P	CR1=0x4	000_4048
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PROTEN	PROTPOL					PROTD		PROTIE		WHPROTM	VHPROTM	ОНРКОТМ	WLPROTM	VLPROTM	ULPROTM
0	0					000		0		0	0	0	0	0	0
RW	RW					RW		RW		RW	RW	RW	RW	RW	RW

PROT0EN	Enable Protection Input 0
PROTOPOL	Select Protection Input Polarity
	0: Low-Active
	1: High-Active
PROTD	Protection Input debounce
	0 – no debounce
	1~7 – debounce by (MPWMCLK * PROTD[2:0])
PROTIE	Protection Interrupt enable
	0 Disable protection interrupt
	1 Enable protection interrupt
WHPROTM	Activate W-phase H-side protection output
	0 Disable Protection Output
	1 Enable Protection Output with FOR value
VHPROTM	Activate V-phase H-side protection output
	0 Disable Protection Output
	1 Enable Protection Output with FOR value
UHPROTM	Activate U-phase H-side protection output
	0 Disable Protection Output
	1 Enable Protection Output with FOR value
WLPROTM	Activate W-phase L-side protection output
	0 Disable Protection Output
	1 Enable Protection Output with FOR value
VLPROTM	Activate V-phase L-side protection output
	0 Disable Protection Output
	1 Enable Protection Output with FOR value
ULPROTM	Activate U-phase L-side protection output
	0 Disable Protection Output
	1 Enable Protection Output with FOR value
	PROTOPOL PROTD PROTIE PROTIE WHPROTM VHPROTM UHPROTM WLPROTM VLPROTM

Note: MP.PCR0 is related to the PRTIN pin and MP.PCR1 is related to OVIN.



#### A D'DGF b'

### ADKA`DfchYWFjcb`\$ž%GhUhig`FY[]ghYf`

The PWM Protection Status Register is a 16-bit register.

This register indicates which outputs are disabled. Users have the ability to set the output masks manually.

If PROTKEY is not written when writing any value, the written values are ignored.

#### MP.PSR0=0x4000\_4044, MP.PSR1=0x4000\_404C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			PRO	ТКЕҮ				PROTIF		WHPROTF	VHPROTF	UHPROTF	WLPROTF	VLPROTF	ULPROTF
				-				0		0	0	0	0	0	0
			W	/0				RC		RW	RW	RW	RW	RW	RV
				15 8	PROT	KEY		rotection o clear fl				rotectior	flag		
							V	PSR0 key Vriting w	ithout P	ROTKEY	prohibit				
				7	PROT	IF	<u>Р</u> О 1		n Interru Protectic cection II	on Interr	upt	d			
				5	WHPF	ROT		Activate V Prot	V-phase tection n	H-side p lot occur	rotectio red.	n flag	tput ena	bled	
				4	VHPR	ОТ	 0 1	Activate V Prot	-phase I ection n	H-side pi iot occur	otection red.	flag	tput ena		
				3	UHPR	OT		ctivate L Prof	J-phase tection n	H-side p iot occur	rotection red.	n flag	tput ena		
				2	WLPR	ROT		Activate V Prot	V-phase ection n	L-side p iot occur	rotection red.	n flag	tput ena		
				1	VLPR	ЭТ		Activate V Prot	-phase l ection n	L-side pr lot occur	otection red.	flag	tput ena		
				0	ULPR	ОТ		ctivate L Prof	J-phase tection n	L-side pr lot occur	otection red.	flag	tput ena		

If the PROTEN bit in the MP.PCRn register is enabled, on any asserting signal on the external protection pins, the PWM output will be prohibited when output values are defined in the MP.FOLR register.

Users can prohibit the output manually by writing the designated value into the MP.PSRn register.

Note: MP.PSR0 is related to the PRTIN pin and MP.PSR1 is related to OVIN.



#### AD/5HFa<sup>·</sup>

## ADKA 587 Hf][[Yf7cibhYfa FY[]ghYf

MP.ATR1	MPWM ADC Trigger Counter 1 Register
MP.ATR2	MPWM ADC Trigger Counter 2 Register
MP.ATR3	MPWM ADC Trigger Counter 3 Register
MP.ATR4	MPWM ADC Trigger Counter 4 Register
MP.ATR5	MPWM ADC Trigger Counter 5 Register
MP.ATR6	MPWM ADC Trigger Counter 6 Register

The PWM ADC Trigger Counter Register is a 32-bit register.

MP.ATR1=0x4000\_4058 MP.ATR2=0x4000\_405C MP.ATR3=0x4000\_4060 MP.ATR4=0x4000\_4064 MP.ATR5=0x4000\_4068 MP.ATR6=0x4000\_406C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	1	L <b>2</b> :	11	10	9	8	7	6	5		4	3	2	1	0
												ATUDT		007114										AT	CNT								
0	0	0	0	0	0	0	0	0	0	0	0	0	0	C	)									0x	0000								
												RW			Å Å									F	RW								
									.9		TUD			0	A (a T V ti s	DC at th rigg Vhe rigg yncl	ne sa er re n th er o hron	er va me giste is bi com izatie	alı tir er it pa or	ue a ne v upc set, are a log	ppl vith late wi blo ic)	lied n pe e mo ritte	riod ode n Tr	anc igge	d dut er	atch ty reg regis	gist ter	ers va	up	s ar	e se		
									.7 .6	А	ГМО	U		00 01 10 00	A T T	DC rigg rigg	r Mc trigg er ou er ou er ou	er D ut wi	Dis he he	able en u en de	p co ow	n co	unt	mat	tch	ch							
								1 0	.5 )	A	TCNT	Г			C Tr	igge	er cou be le:	unte	er														



## :ibWijcbU`8YgW]dhjcb`

The MPWM includes three channels, each of which controls a pair of outputs that in turn can control an offchip component. In normal PWM mode, each channel runs independently. 6 PWM outputs can be generated.

Each PWM output is built with various settings. Figure 15-3 shows the flow for generating PWM output signal.



:][ifY`%)!' `DKA`Cihdih; YbYfUh]cb`7\U]b`

### Bcfa U`DKA`I D'7 ci bhAcXY`H]a ]b[`

In normal PWM mode, each channel runs independently. Six PWM outputs can be generated. The example waveform is shown in Figure 15-4. Before PSTART is activated, the PWM output will stay at default value L. When PSTART is enabled, the period counter starts up count until the MP.PRD count value. In the first period, the MPWM does not generate a PWM pulse.

The PWM pulse is generated from the second period. The active level is driven at the start of the counter value during duty value time.





### Bcfa U`DKA'I D#8CKB'7cibhAcXY'H]a ]b[`

The basic operation of UP/DOWN count mode is the same as UP count mode except the one period is twice the UP count mode. The default active level is opposite in a pair PWM output. This output polarity can be controlled by the MP.OLR register.



:][ifY'%) '% ID#8CKB'7cibh'AcXY'KUjY2cfa fACHCF61\$ žA7<AC81\$ žID8CKB1% L

#### A chcf DK A '&!7 \ UbbY 'Gma a Yhf]WA c XY H]a ]b[ '

The motor PWM operation has three types of operating modes: 2-Channel Symmetric mode, 1-Channel Symmetric mode, and 1-Channel Asymmetric mode.

Figure 15-5 is for 2 channel symmetric mode waveform.



#### :][ifY`%)!)`&!7\UbbY``GmaaYhf]WAcXY`KUjYZcfa`fACHCF61\$zॅA7<AC81\$\$L`

The default start level of both H-side and L-side is low. For the H-side, the PWM output level is changed to active level when the duty level is matched in up count period and is returned to the default level when the duty level is matched in down count period.

The symmetrical feature appears in each channel that is controlled by the corresponding duty register value.



#### A chcf<sup>·</sup>DK A<sup>·</sup>%7\UbbY<sup>·</sup>5gma a Yhf]WA cXY<sup>·</sup>H]a ]b[<sup>·</sup>

The 1-Channel Asymmetric mode makes asymmetric duration pulses which are defined by the H-side and Lside duty register. Therefore, the L-side signal is always the negative signal of H-side. During up count period, the H-side duty register matching condition makes the active level pulse and during down count period, the Lside duty register matching condition makes the default level pulse.



#### :][ifY`%)"&`%7\UbbY`5gmaaYhf]WAcXY`KUjYZcfa`fACHCF61\$žA7<AC81\$%L

The default start level of both H-side and L-side is low. For the H-side, the PWM output level is changed to active level when the H-side duty level is matched in up count period and is returned to the default level when the L-side duty level is matched in down count period.

When the PSTART is set, the L-side PWM output is changed to the active level, then the L-side PWM output is the inverse output of H-side output.



#### A chcf<sup>·</sup>DK A<sup>·</sup>%7\UbbY<sup>·</sup>Gma a Yhf]WA cXY<sup>·</sup>H]a ]b[<sup>·</sup>

The 1-channel symmetric mode makes symmetric duration pulses which are defined by the H-side DUTY register. Therefore, the L-side signal is always the negative signal of H-side. During up count period, the H-side DUTY register matching condition makes the active level pulse and during down count period, the H-side DUTY register matching condition also makes the default level pulse.



:][ifY`%)" `%7\UbbY``GmaaYhf]WAcXY`KUjYZcfa`fACHCF61\$zA7<AC81%\$L

The default start level of both H-side and L-side is low. For the H-side, the PWM output level is changed to active level when the H-side duty level is matched in up count period and is returned to the default level when the H-side duty level is matched again in down count period.

When the PSTART is set, the L-side PWM output is changed to the active level, then the L-side PWM output is the inverse output of H-side output.



#### DK A '8 YUX!hja Y CdYfUhjcb'

To prevent an external short condition, the MPWM provides dead time functionality. This function is only available for Motor PWM mode. When either H-side or L-side output changes to active level, dead time will be inserted if the DTEN.MP.DTR bit is enabled.

The duration of dead time is determined by the value in the DT.MP.DTR[7:0] field.

When DTCLK = 0, the dead time duration = DT[7:0] \* (PWM clock period \* 4)

When DTCLK = 1, the dead time duration = DT[7:0] \* (PWM clock period \* 16)

When the PWM counter reaches duty value, the PWM output is masked and the dead time counter starts to run. When the dead time counter reaches the value in the DT[7:0] register, the output mask is disabled.

Figure 15-6 is an example of dead time operation in 1-Channel Symmetric mode.



:][ifY`%)!\* DKA 8 YUX!HjaY`CdYfUHjcb`Hja]b[ 8]U[fUa`fGmaaYhf]WAcXYŁ

Figure 15-7 shows an example of 1-Channel Asymmetric mode operation.



:][ifY`%)!+`DKA`8YUX!IjaY`CdYfUIjcb`H]a]b[`8]U[fUa`f5gmaaYIf]WAcXYŁ`



For 2-Channel Symmetric mode, the dead time function is not available. Therefore, the dead condition is generated by each channel's duty control.

#### A DK A '8 YUX!hja Y`Hja ]b[ '91 Ua d`Yg`]b'GdYVJU '7 UgY'

The following figures show how dead-time operates.

An example of normal dead time is explained. Dead time masking is activated at duty match time and the dead time counter runs. When the dead time counter reaches the dead time value, the mask is disabled.



: ][ i f Y`%) ''( 'Bcfa U`8 YUX!I]a Y`CdYfUI]cb`fH<sub>81 HM</sub>2H<sub>8H</sub>L

The following images show special instances of dead time configuration.









: ][ i fY`%) !- `NYfc`<!g]XY`Di `gY`H]a ]b[ `fH<sub>8 H</sub>2&I H<sub>81 HM</sub>L`





DfcXiWhiGdYWyZjWUhjcb

: ][ i f Y %) !%\$`A ]b]a i a `@g]XY Di `gY H]a ]b[ `fH<sub>8 H</sub>0DYf]c X!H<sub>8 I HM</sub>L



: ][ i fY`%) !%%NYfc`@g]XY`Di `gY`H]a ]b[ `fH<sub>8 H</sub>2DYf]cX!H<sub>81 HM</sub>L`





DfcXiWhiGdYWyZjWUhjcb

: ][ i fY`%) !%&`< !g]XY`5`k Umg`Cb`fH<sub>81 HM</sub>1DYf]cX.`8 YUX!IJa Y`8 ]gUV`YXŁ`



#### :][ifY'%)!% `@tg]XY'5`k Umg`Cb`fH₀ I ⊮n1B\$Đ'8 YUX!h]a Y'8 ]gUV`YXŁ



## Gma a Yhf]WUʿAcXYʿjgʿ5gma a Yhf]WUʿAcXYʿ

In Symmetrical mode, the wave form is between the up and down counters. The same duty value is used for both the up and down counter matches. The on time and off time is the same between the up and down counters. The end result is that in a period, the duty time is centered in the period.



<sup>:][</sup>ifY`%)!%(`GmaaYhf]WU`DKA`H]a]b[`

In Asymmetrical mode, the wave from is not symmetric between the up and down counters. The Duty High is used to match on the up counter and the Duty Low is used to match on the down counter.



: ][ i fY'%) !%) '5 gma a Yhf]WU 'DK A 'H]a ]b[ 'UbX'GYbg]b[ 'A Uf[ ]b'



## 8 YgWf]dh]cb'cZ5 8 7 'Hf][[Yf]b[':ibWf]cb'

A total of six ADC trigger timing registers are provided. This dedicated register triggers a signal to start ADC conversion. The conversion channel of ADC is defined in the ADC Control register.



:][ifY`%)!%\*`587`Hf][[Yf]b[`:ibWf]cb`H]a]b[`8]U[fUa`







:][ifY`%)!%+`5 b`9IUad`Y`cZ587`5Wei]g]h]cb`H]a]b[`Vm9jYbhZica`ADKA`



## =bhYffidh; YbYfUh]cb<sup>`</sup>H]a]b[<sup>`</sup>

Each timing event can make an interrupt request to the CPU.



:][ifY`%)!%, `=bhYffidh; YbYfUh]cb`H]a]b[`



# % "8]j]XYf fB =J \* ( Ł

# Cj Yfj ]Yk <sup>·</sup>

The divider module provides the hardware divider the ability to accelerate complicated calculations. This divider is a sequential 64-bit/32-bit divider and requires 32 clock cycles for one operation.

The equation for this operation is:

(AREGH,AREGL)/BREG = (QREGH,QREGL)

- Unsigned 64-bit dividend
- Unsigned 32-bit divisor
- Unsigned 64-bit quotient
- Unsigned 32-bit remainder
- Unsigned 32-cycle operating time



#### : ][ i fY'% !%6`cW\_'8 ]U[ fUa '



# FY[]ghYfg<sup>·</sup>

•

The base address of the divider is 0x4000\_0500 and the register map is described in Table 16-1.

#### HUV`Y`% !%8 =J \* ( `6 UgY`5 XXf Ygg`

B5A9 <sup>.</sup>	65G9588F9GG
DIV64	0x4000 0500

#### HUV`Y`% !&8 =J \* ( `F Y[ ]ghYf `A Ud`

B5 A 9 <sup>-</sup>	C::G9H	HMD9 <sup>°</sup>	89G7F=DH=CB	F9G9H <sup>°</sup> J5@19 <sup>°</sup>
CR	0x0000	RW	DIV control register	0x00000000
AREGL	0x0004	RW	Most 32bit data register for dividend	0x00000000
AREGH	0x0008	RW	Least 32bit data register for dividend	0x00000000
BREG	0x000C	RW	32bit data register for divisor	0x00000000
QREGL	0x0010	R	Most 32bit data register for quotient	0x00000000
QREGH	0x0014	R	Least 32bit data register for quotient	0x00000000
RREG	0x0018	R	32bit data register for remainder	0x00000000



## 7 F 8 ]j ]XYf 7 cbffc``F Y[ ]ghYf

The DIVCON register controls the hardware divider module.





## 5F9; @5F9; 'f8]j]XYbXL'@ck Yf'' &V]hFY[]ghYf'

The lower 32-bit value of dividend should be written to this register.

																											AR	EGL	=0x4	000_	0504
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														А	REGI	.[31:	0]														
														0>	(000	00_0	00														
															R	w															
											<b>DFO</b>						~~~	1			1										
								3 0	-	A	REGI	L			L	owe	r 32	י זומ	aiue	e tor	divi	aeno	1 A.								

### 5F9; <``5F9; 'f8]j]XYbXL<][ \ '' &!V]hFY[ ]ghYf`

The high 32-bit value of dividend should be written to this register.

																											AR	EGH	=0x4	000_	0508
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														AR	EGH	[63:	32]														
														0х	0000	00_0	00														
															R	w															
								3	_	A	REG	H			F	ligh	32 b	it va	lue	for c	livide	end	A.								

## 6F9; '6F9; 'f8]j]gcfŁFY[]ghYf'

The 32-bit value of the divisor should be written to this register.

When the MODE bit is set to 1, the divide operation is started automatically as soon as the value is written to this register.

																											В	REG	=0x4(	000_	050C
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														B	BREG	[31:0	)]														
														0>	(000	00_0	00														
															R	w															ļ
								3 0	1	В	REG				3	2 bi	t val	ue fo	or di	viso	rВ.										


### EF9; @ `EF9; `fEich]YbhL`@ck Yf '' &!V]hFY[ ]ghYf `

The divider stores the lower 32-bit value of the quotient in this register.

																											QF	REGL	=0x4	000_	0510
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														Q	REG	[31:	0]														
														0>	(000	00_0	00														
															I	R															
								3		Q	REG	L			L	owe	r 32	bit v	value	e for	quo	tien	t.								

#### EF9; < ``EF9; 'fEi ch]Ybh2<][ \ '' &!V]hFY[ ]ghYf`

The divider stores the high 32-bit value of the quotient in this register.

0050U 0 4000	0544
QREGH=0x4000	_0514

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														QF	REGH	[63:3	32]														
														0>	(000	00_00	00														
															I	2															
								3	1	Q	REG	H			F	ligh	32 b	it va	lue	for q	luoti	ent.									

#### FF9; FF9; FF9; FFYa UjbhYfŁFY[ ]ghYf

The divider stores the 32-bit value of the remainder in this register.

																											R	REG	=0x4	000_	0518
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														F	RREG	[31:0	)]														
														0>	(0000	00_00	00														
															F	2															
								3	-	R	REG				3	2 bit	t val	ue fo	or re	mai	nder										





# %+"%&!6]h5#8`7cbjYfhYf`

## =blfcXiWfjcb<sup>·</sup>

The ADC block consists of 1 ADC unit, with the following features:

- 12 channels of analog inputs
- Single and Continuous conversion mode
- Up to 8 times sequential conversion support
- Software trigger support
- 3 internal trigger sources support (Soft-trig, MPWM, Timers)
- Adjustable sample and hold time



#### : ][ i fY`%+!%6`cW\_`8 ]U[ fUa `





## D]b<sup>·</sup>8 Yg**W**]dh**j**cb<sup>·</sup>

D=B`B5A9`	HMD9 '	89G7F=DH=CB
VDD	Р	Analog Power(2.4V~5V)
VSS	Р	Analog GND
AN0	А	ADC Input 0
AN1	А	ADC Input 1
AN2	А	ADC Input 2
AN3	А	ADC Input 3
AN4	А	ADC Input 4
AN5	А	ADC Input 5
AN6	А	ADC Input 6
AN7	А	ADC Input 7
AN8	А	ADC Input 8
AN9	А	ADC Input 9
AN10	Α	ADC Input 10
AN11	А	ADC Input 11

#### HUV`Y`%+!%91 hYfbU`G][ bU`

## FY[]gh¥fg<sup>·</sup>

The base address of the ADC unit is shown in Table 17-2.

#### HUV`Y'%+!&587 '6 UgY'5 XXf Ygg'

B5 A 9 <sup>·</sup>	65G9588F9GG
ADC	0x4000_B000

#### HUV`Y`%+!' '587 'FY[ ]ghYf AUd'

B5 A 9 <sup>-</sup>	C::G9H	HMD9 <sup>°</sup>	89G7F=DH=CB	F9G9H J5@19
AD.MR	0x0000	RW	ADC Mode register	0x00
AD.CSCR	0x0004	RW	ADC Current Sequence/Channel register	0x00
AD.CCR	0x0008	RW	ADC Clock Control register	0x80
AD.TRG	0x000C	RW	ADC Trigger Selection register	0x00
-	0x0010	-	Reserved	-
-	0x0014	-	Reserved	-
AD.SCSR	0x0018	RW	ADC Burst mode channel select	0x00
AD.CR	0x0020	RW	ADC Control register	0x00
AD.SR	0x0024	RW	ADC Status register	0x00
AD.IER	0x0028	RW	ADC Interrupt Enable register	0x00
-	0x002C	-	Reserved	-
AD.DR0	0x0030	R	ADCn Sequence 0 Data register	0x00
AD.DR1	0x0034	R	ADCn Sequence 1 Data register	0x00
AD.DR2	0x0038	R	ADCn Sequence 2 Data register	0x00
AD.DR3	0x003C	R	ADCn Sequence 3 Data register	0x00
AD.DR4	0x0040	R	ADCn Sequence 4 Data register	0x00
AD.DR5	0x0044	R	ADCn Sequence 5 Data register	0x00
AD.DR6	0x0048	R	ADCn Sequence 6 Data register	0x00
AD.DR7	0x004C	R	ADCn Sequence 7 Data register	0x00



#### 58.AF 587 AcXYFY[]ghYf

The ADC Mode registers are 32-bit registers.

This register configures the ADC operation mode. This register should be writen first before the other registers.

																											AD.	.MR:	=0x4	000_В00
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15 1	4	13	12	11	10	9	8	7	6	5	4	3	2	1 (
																1040	DISEL					SEQCNT		ADEN	ARST	ADMOD				TRGSEL
							1									0×	0					0x0		0x0	0x0	0x(	)			0x0
																R۱						RW		i	RW	RW				RW
I								I											1											
							16		STS	EL		A	ADC.	Sam		e Sele & Ho			iit s	amp	ling	tim	e b	ecor	ne (2	2 + S	TSE	EL[4	:0])	MCLK
							17						ycle				+:					lac								
							12 10		SEO		-					npling versio						les								
							8		SLU										•			'A	0 0	SEO	N wi	ll ho	ind	rea	مط	up to
							0																,							4.1~3
															-															nd in
																tial co														
												0	00		1st si	ngle se	quer	ntial o	conve	ersion		10	00	5s	t singl	e sequ	enti	ial co	nvers	ion
															or 1 l	ourst co	unt							or	5 burs	st cour	nt			
												0	01		2nd s	ingle se	eque	ential	conv	ersior	ı	10	01	6s	t singl	e sequ	enti	al co	nvers	ion
															or 2 l	ourst co	unts	S				_		or	6 burs	st cour	nts			
												0	10		3rd s	ingle se	que	ntial	conve	ersion		1:	LO	7s	t singl	e sequ	enti	al co	nvers	ion
																ourst co						_			7 burs					
												0	11			ngle se			conve	ersion		11	11		t singl			al co	nvers	ion
										- N I			<u> </u>			ourst co		S						or	8 burs	st cour	nts			
							7		ADE							disat														
							6		ARS	т		1				cenab		nda	of co		000									
							0		AUC	, ,		C	,			uld se				•			. aga	ain						
												1	L			art at								~ • • •						
							5		AD	NOD	)		00										sear	ienti	al co	nver	sior	n m	ode	when
							4		21						-	CNT is						0.0 .								
												0	)1			st con				de										
													0			erved														
												1	1		Rese	erved														
							1		TRG	SEL		0	00		Evei	nt Trig	ger	<sup>-</sup> Dis	able	ed/So	oft-1	Frigg	er C	Dnly						
							0					0	)1		Tim	er Eve	nt	Trigg	ger											
												_1	0		MP۱	NM E	ven	nt Tri	igge	r										
												1	1		Rese	erved														

If ADCMOD was set for Burst Mode, ADC channels are controlled by SEQ0CH ~ SEQ7CH. Sequential mode always start from SEQ0CH. (In 3 sequential mode, Analog inputs of channels which assigned at SEQ0CH, SEQ1CH and SEQ2CH are converted sequentially).



#### 58.7G7F<sup>°</sup>

#### 5877 i ffYbhGYeiYbWY#7\UbbY`FY[]ghYf

ADC Current Sequence/Channel registers are 7-bit registers. This register consists of Current Sequence Numbers and Current Active Channel values. A Current Sequence Number (CSEQN) can be written to change the next sequence number. When you write CSEQN as 0x7 when CSEQN is 0x3 and AD.MR.SEQCNT is 0x7, the next sequence number is 0x7. AD converts the AD.SCSR.SEQ7CH channel and the 4,5,6 sequences are skipped. This register should be written first, before AD.SCSR.

AD.CSCR=0x4000\_B004

7	6		5	4	:	3	2	1	0
-		CS	EQN				CACH		
-		c	x0				0x0		
-		F	w				RO		
		6	CSEQN			equence Numbe			
		4				ts conversion			channel b
						EQTRG* in Single	•		
						ts conversion		CSR.SEQ*CH's	channel b
						STTRG in Burst n			
				Ĺ		Current Sequen		hannal ia	a a un constand de la
						the AD.SCSR.S AD.TRG.SEQTRG			
						AD.TRG.BSTTRG	-	•	mode of b
				(	0001	Current Sequen			
					0010	Current Sequen			
					0011	Current Sequen			
				0	0100	Current Sequen	ce is 4		
				C	0101	Current Sequen	ce is 5		
				C	0110	Current Sequen	ce is 6		
				C	)111	Current Sequen	ce is 7		
		3	CACH	(	Current A	ctive Channel			
		0		0	0000	ADC channel 0 i	s active		
				0	0001	ADC channel 1 i	s active		
				0	0010	ADC channel 2 i	s active		
				0	0011	ADC channel 3 i	s active		
						ADC channel 4 i			
						ADC channel 5 i			
						ADC channel 6 i			
						ADC channel 7 i			
						ADC channel 8 i			
						ADC channel 9 i			
						ADC channel 10			
						ADC channel 11	is active		
					100	reserved			
					101 110	reserved reserved			
					1110				
						reserved			



AD.CCR=0x4000\_B008

## 58.77F587'7`cW\_'7cbffc``FY[ ]ghYf'

The ADC Control registers are 16-bit registers. The ADC Clock Control Register sets the ADC clock for determining the period to execute a conversion.

															-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPDA				CLKDIV				ADCPD	ЕХТСІК	CLKINVT			-		
0				0x00				1	0	0	<u> </u>	-			
RW				RW				RW	RW	RW					
				15	ADC	PDA		ADC R-DA							
							0	on't set	"1" here	e(it's opt	ional bit)				
				14	CLK	DIV[6:0]	A	DC clock	divider	when EX	CTCLK is '	0'.			
				8			A	DC clock	k = syster	n clock/	CLKDIV				
							C	CKDIV=0	: ADC clo	ck=syste	em clock				
							C	CKDIV=1	: ADC clo	ck=stop					
				7	ADC	CPD	A	DC Pow	er Down						
							C	– ADC n	ormal m	ode					
							1	– ADC P	ower Do	wn mod	le				
				6	EXT	CLK	S	elect if A	DC uses	externa	l clock.				
							C	) – intern	al clock(	CKDIV e	nabled)				
							1	– exterr	nal clock	(SCU clo	ck-MCCR	4)			
				5	CLK	INVT	C	Divided c	lock inve	rsion(op	tional bit	t)			
							C	) – duty r	atio of d	ivided cl	ock is lar	ger thar	n 50%		
							1	. – duty r	atio of d	ivided cl	ock is les	s than 5	0%		



## 58.HF; 587 Hf][[Yf GY YW]cb FY[]ghYf

ADC Trigger registers are 32-bit registers.

For the ADC Trigger channel register, in Single/Burst mode, all the bit fields are used.

In Burst Conversion mode, only the BSTTRG bit field (bit3~bit0) is used.

AD.TRG=0x4000\_B00C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SEQTI	RG7			SEQT	rrg6			SEQT	RG5			SEQ	rrg4			SEQT	rrg3			SEQT	RG2			SEQT	RG1			EQTR BSTTI		
		0x0				0x0				0x0				0x0				0x0				0x0				0x0			0	)x0	
RW		RW		RW		RW		RW		RW		RW		RW		RW		RW		RW		RW		RW		RW		RW	F	w	

31	SEQTRG7	8 <sup>th</sup> Sequence Trigger Source
28		
27	SEQTRG6	7 <sup>th</sup> Sequence Trigger Source
24		
23	SEQTRG5	6 <sup>th</sup> Sequence Trigger Source
20		
19	SEQTRG4	5 <sup>th</sup> Sequence Trigger Source
16		
15	SEQTRG3	4 <sup>th</sup> Sequence Trigger Source
12		
11	SEQTRG2	3 <sup>rd</sup> Sequence Trigger Source
8		
7	SEQTRG1	2 <sup>nd</sup> Sequence Trigger Source
4		
3	SEQTRG0	1 <sup>st</sup> Sequence Trigger Source
0	BSTTRG	Burst conversion Trigger Source

Value	Timer (TRGSEL '2'h1)	MPWM (TRGSEL '2'h2)
0	Timer 0	MP.ATR1
1	Timer 1	MP.ATR2
2	Timer 2	MP.ATR3
3	Timer 3	MP.ATR4
4		MP.ATR5
5		MP.ATR6
6	-	BOTTOM
7	-	PERIOD



AD.SCSR=0x4000\_B018

### 58.G7GF 587 GYei YbWY 7 \ UbbY `GY YWF]cb FY[]ghYf

The ADC Burst Mode Channel Select register is a 32-bit register. For ADC single mode, it uses SEQ0CH to select the channel.

31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7654	3210
SEQ7CH	SEQ6CH	SEQ5CH	SEQ4CH	SEQ3CH	SEQ2CH	SEQ1CH	SEQ0CH
0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
RW	RW	RW	RW	RW	RW	RW	RW
		31 SEC 28	д7СН	8 <sup>th</sup> conversion sec	juence channel s	election	
			Q6CH	7 <sup>th</sup> conversion sec	Juence channel s	election	
		23 SEC 20	Q5CH	6 <sup>th</sup> conversion sec	uence channel s	election	
		19 SEC 16	Q4CH	5 <sup>th</sup> conversion sec	luence channel s	election	
		15 SEC 12	Q3CH	4 <sup>th</sup> conversion sec	uence channel s	election	
		11 SEC 8	Q2CH	3 <sup>rd</sup> conversion sec	uence channel s	election	
		7 SEC 4	Q1CH	2 <sup>nd</sup> conversion see	quence channel s	election	
		3 SEC 0		1 <sup>st</sup> conversion sec This channel shou			

#### 58.7F`587'7cblfc``FY[]ghYf'

The ADC Control register is an 8-bit register.

AD.CR=0x4000\_B020





AD.SR=0x4000\_B024

## 58.GF 587 GHUhi g FY[ ]ghYf

The ADC Status register is an 8-bit register.

7	6		5	4	3	2	1	0				
EOC	ABUSY		-	-	TRGIRQ	EOSIRQ	-	EOCIRQ				
0	0		-	-	0	0	-	0				
RO	RO		-	-	RC	RC	-	RC				
		7	EOC		ADC End-	of-Conversion flag	5					
					(Start-of-Conversion made by ADC_CLK clears this bit,							
		6			not ASTART) ADC conversion busy flag							
		6	ABUSY		Reserved.							
		-	-		Reserved.							
		3	TRGIRO	<u></u>			Write "1" to clea	or flag)				
		5	monie	4		igger interrupt flag (Write "1" to clear flag) int / 1: int occurred)						
		2	EOSIRC	2		will be set at the	end of a burst co	onversion or a				
					-	convrersion set (						
					*Sequenc	e conversion se	et is the opera	tion that AD				
					converts t	O AD.MR.SEQCN	Г.					
					0 Non	ie.						
						-of-Sequence Int		d in burst or				
					0	le sequential mo						
		0	EOCIRC	ב	This flag will be set upon each conversion in a single i							
						(Write "1" to clea	r flag)					
					0 Non	-						
					1 End	-of-Conversion In	terrupt occurred					

## 58.=9F`=bhYffi dh'9bUV`Y`FY[ ]ghYf`

#### AD.IER=0x4000\_B028

7	6	5	4	3	2	1	0
				TRGIRQE	EOSIRQE		EOCIRQE
0	0	0	0	0	0		0
				RW	RW		RW

3	TRGIRQE	ADC trigger conversion interrupt enable	
2	EOSIRQE	ADC sequence conversion interrupt enable	
1	-	Reserved.	
0	EOCIRQE	ADC single conversion interrupt enable	



### 58.8Fa 587 'GYei YbWY'8 UrU'FY[ ]ghYf '\$r +'

The ADC Data registers are 16-bit registers. The ADC Data registers contain the latest conversion results for each of the 8 sequence conversions.

AD.DR0=0x4000\_B030, AD.DR1=0x4000\_B034, AD.DR2=0x4000\_B038, AD.DR3=0x4000\_B03C AD.DR4=0x4000\_B040, AD.DR5=0x4000\_B044, AD.DR6=0x4000\_B048, AD.DR7=0x4000\_B04C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					ADCD	DATA									
					0x0	00								. <u></u>	<u>.</u>
				R											
				15 4	ADCDA	ATA	A	DC char	nel 0~7	data (12	-bit)				



## :ibWjcbU'8YgWjdhjcb

#### 58 '7 cbj Yfg]cb 'H]a ]b[ '8 ]U[ fUa '

When AD.MR.ADMOD is 0x0 and AD.MR.SEQCNT is 0x0, ADC conversion is started by writing AD.CR.ASTART as '1'. After AD.CR.ASTART is set, Start of Conversion (SOC) is activated in 3 ADC clocks and AD.SR.EOCIRQ is set in 2 ADC clocks and 2 PCLKs after End of Conversion.



:][ifY`%+!&`587`G]b[`Y`AcXY`H]a]b[`fK \Yb`587b"AF"5AC8`1`Ï\$B2



### 587 '6 i fgh'7 cbj Yfg]cb 'A c XY H]a ]b[ '8 ]U[ fUa '

The Burst Conversion mode (Burst mode) occurs when AD.MR.ADMOD is 0x1. When there are two sources to make SOC in Burst mode, one is the TRG event (TIMER and MPWM) and the other is AD.CR.ASTART. When AD.MR.TRGSEL is set as timer event trigger or MPWM event trigger, SOC is made by the trigger of AD.TRG.BSTTRG (AD.TRG[3:0]). For example, ADC conversion is started by the trigger of TIMER3 if AD.TRG.BSTTRG is set as TIMER3. Once the BSTTRG triggers events, ADC converts ADC channels per the values set in AD.MR.SEQCNT. See Figure 17-3.



:][ifY`%+!' 587 6ifghAcXY`H]a]b[`fK \Yb 58 "AF "5 AC8 1 Ï%D2



:][ifY"%+!(`587`Hf][[Yf`H]a]b[`]b`6ifghAcXY`fG9E7BH`1`'ĐV%%/z,`GYeiYbWW~7cjYfg]cbŁ



#### 587 GYei YbhjU 7 cbj Yfg]cb A c XY Hja ]b[ 8 JU[ fUa

Single Sequential Conversion mode (Single Sequential mode) occurs when AD.MR.ADMOD is 0x0 and AD.MR.SEQCNT is not 0x0. To set Sequential Conversion mode, AD.MR.AMOD is 2'b00 and AD.MR.SEQCNT is not 2'b00.

The operation of Sequential mode is almost the same as the Burst mode. The difference is the source of SOC. Each SOC is made by the trigger of SEQTRGx as each SEQCNT. See Figure 17-5.



:][ifY`%+!)`587`GYeiYbh]U`AcXY`H]a]b[`fK\Yb`58"AF"5AC8`1'Ï\$`UbX`58"AF"G9E7BH©` Ï\$B2







# % "9`YWf]WU'7\UfUWfYf]gh]Wg'

## 87'7\UfUWN/f]ghjWg'

## 5 Vgc`ihY'AUI]aia'FUhjb[g`

Absolute maximum ratings are limiting values of operating and environmental conditions which should not be exceeded under the worst possible conditions.

DUFUa YhYf'	Gma Vc`'	A]b <sup>°</sup>	AUI.	l b]h
Power Supply (VDD)	VDD	-0.5	+6	V
Analog Power Supply (AVDD)	AVDD	-0.5	+6	V
VDC Output Voltage	VDD18			V
Input High Voltage		-	VDD+0.5	V
Input Low Voltage		VSS – 0.5	-	V
Output Low Current per pin	I <sub>OL</sub>		5	mA
Output Low Current Total	Σ I <sub>OL</sub>		40	mA
Output High Current per pin	I <sub>OH</sub>		5	mA
Output Low Current Total	Σ I <sub>OH</sub>		40	mA
Power consumption				mW
Input Main Clock Range		4	16	MHz
Operating Frequency		-	40	MHz
Storage Temperature	Tst	-55	+125	Ĵ
Operating Temperature	Тор	-40	+105	C

#### HUV`Y`%, !%5 Vgc`ihY`AUI]aia`FUh]b[`



## 87'7\UfUWhyf]ghjWg'

DUFUa YhYf'	Gma Vc``	7 cbX]ŀ]cb <sup>·</sup>	A]b <sup>.</sup>	Hmd"	AU.	l b]h
Supply Voltage	VDD		2.2	-	5.5	V
Supply Voltage	AVDD		2.2	-	5.5	V
	FREQ	MOSC	4	-	16	MHz
Operating Frequency		SOSC	-	32.768	-	kHz
Operating Frequency		HSI	38.8	40	41.2	MHz
		LSI	32	40	48	kHz
Operating Temperature	Тор	Тор	-40	-	+105	Ĉ

#### HUV`Y`% !&FYWca a YbXYX`CdYfUhjb[ '7 cbX]hjcb`

HUV`Y`% !' '87 '9`YWff]WU`7\ UfUWfYf]gh]Wg`fJ 88 '1 'Ž) JžHU'1 '&) š7 Ł

DUFUa YhYf	Gma Vc``	7 cbX]h]cb <sup>°</sup>	A]b <sup>.</sup>	Hmd"	AU.	l b]h
Input Low Voltage	VIL	Schmitt input	-	-	0.2VDD	V
Input High Voltage	VIH	Schmitt input	0.8VDD	-	-	V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3mA	-	-	VSS+1.0	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -3mA	VDD- 1.0	-	-	V
Input High Leakage	IIH				4	uA
Input Low Leakage	I <sub>IL</sub>		-4			
Pull-up Resister	$R_{PU}$	VDD=5V	30	-	90	kΩ



### 7 i ffYbh7 cbgi a dhjcb<sup>·</sup>

Table 18-4 describes the current consumption in Normal, Sleep, and Power Down modes under various conditions.

DUFUa YhYf'	Gna Vc``	7 cbX]hjcb <sup>·</sup>	A]b <sup>.</sup>	Hmd""	AU.	l b]h	
		LSIOSC=RUN HSIOSC=RUN MXOSC=RUN SXOSC=RUN HCLK= LSIOSC	-	2.6	_	mA	
		LSIOSC=RUN HSIOSC=OFF MXOSC=OFF SXOSC=OFF HCLK=LSIOSC	-	0.7	_	mA	
		LSIOSC=RUN HSIOSC=RUN MXOSC=RUN SXOSC=RUN HCLK=HSIOSC	_	10.3	_	mA	
	IDD <sub>NORMAL</sub>	LSIOSC=OFF HSIOSC=RUN MXOSC=OFF SXOSC=OFF HCLK=HSIOSC	-	9.4	_	mA	
Normal Operation		IDD <sub>NORMAL</sub>	LSIOSC=RUN HSIOSC=RUN MXOSC=RUN SXOSC=RUN HCLK=MXOSC	-	4.2	-	mA
		LSIOSC=OFF HSIOSC=OFF MXOSC=RUN SXOSC=OFF HCLK=MXOSC	_	3.2	_	mA	
		LSIOSC=RUN HSIOSC=RUN MXOSC=RUN SXOSC=RUN HCLK=SXOSC	_	2.6	_	mA	
		LSIOSC=OFF HSIOSC=OFF MXOSC=OFF SXOSC=RUN HCLK=SXOSC	-	0.7	_	mA	

HUV`Y`%!(`7 i ffYbh7 cbgi a dhjcb`]b`9UW(`AcXY`fHYa dYfUhi fY.`Ž&)š7 `Cb`mŁ`



		LSIOSC=RUN HSIOSC=RUN SXOSC=RUN MXOSC=RUN HCLK=LSIOSC	-	2.5	-	mA
		LSIOSC=RUN HSIOSC=OFF SXOSC=OFF MXOSC=OFF HCLK=LSIOSC	_	0.6	_	mA
		LSIOSC=RUN HSIOSC=RUN SXOSC=RUN MXOSC=RUN HCLK=HSIOSC		7.6		mA
		LSIOSC=OFF HSIOSC=RUN SXOSC=OFF MXOSC=OFF HCLK=HSIOSC	_	6.8	_	mA
Sleep Mode	IDD <sub>SLEEP</sub>	LSIOSC=RUN HSIOSC=RUN SXOSC=RUN MXOSC=RUN HCLK=MXOSC	-	3.5	-	mA
		LSIOSC=OFF HSIOSC=OFF SXOSC=OFF MXOSC=RUN HCLK=MXOSC	_	2.5	_	mA
		LSIOSC=RUN HSIOSC=RUN SXOSC=RUN MXOSC=RUN HCLK=SXOSC	_	2.5	_	mA
		LSIOSC=OFF HSIOSC=OFF SXOSC=RUN MXOSC=OFF HCLK=SXOSC	_	0.6	_	mA
PowerDown Mode	IDD <sub>STOP</sub>	LSIOSC=STOP HSIOSC=STOP SXOSC=STOP MXOSC=STOP HCLK=STOP	-	5	10	uA

#### BchY.

UART en, 1 port toggle @5V LSIOSC (40KHz), HSIOSC (40MHz), MXOSC (8MHz), SXOSC (32.768KHz)



## DCF'9YWff]WU'7VUfUWfYf]gh]Vg'

DUFUa YhYf	Gma Vc``	7 cbX]h]cb <sup>·</sup>	A ]b <sup>.</sup>	Hmd"	AU.	l b]h
Operating Voltage	VDD18		1.6	1.8	2.0	V
Operating Current	IDD <sub>PoR</sub>	Typ. <6uA If always on	-	60	-	nA
POR Set Level	VR <sub>PoR</sub>	VDD rising (slow)	1.3	1.4	1.55	V
POR Reset Level	$VF_{PoR}$	VDD falling (slow)	1.1	1.2	1.4	V

HUV`Y`% !) DCF '9`YWf]WU`7 \ UfUWNf]gh]Wg`fHYa dYfUhi fY.'!(\$`r 'Ž%\$) š7 Ł

#### @18 '9`YWFf]WU '7 \ UFUWFYf]gHjWg'

DUFUa YhYf	Gna Vc``	7 cbX]hjcb <sup>°</sup>	A]b <sup>°</sup>	Hmd"	AUI.	l b]h
Operating Voltage	VDD		1.7		5	V
Operating Current	IDDLVD	Typ. <6uA when always on	-	1	-	mA
LVD Set Level 0	VLVD0	VDD falling (slow)	1.58	1.73	2.2	V
LVD Set Level 1	VLVD1	VDD falling (slow)	2.4	2.65	3.1	V
LVD Set Level 2	VLVD2	VDD falling (slow)	3.55	3.7	4.15	V
LVD Set Level 3(1)	VLVD3	VDD falling (slow)	4.2	4.35	4.8	V

HUV`Y`% !\* `@18 `9`YWF]WU`7 \ UFUWYF]gHjVg`fHYa dYfUh fY. '!(\$'r 'Ž%\$) š7 Ł

Caution: <sup>(1)</sup> This LVD Voltage level is not recommended, because it sometimes can change LVD detection level at high temperature.

#### J87'9`YWf]WU'7\UFUWfYf]gh]Wg'

DUFUa YhYf'	Gma Vc``	7 cbX]ŀ]cb <sup>·</sup>	A]b <sup>°</sup>	Hmd"	AUI.	l b]h
Operating Voltage	VDD <sub>VDC</sub>		2.2	-	5.5	V
Current Consumption	IDD <sub>NORM</sub>	@RUN	-	100	150	uA
	IDD <sub>STOP</sub>	@STOP	-	1	2	uA



### 91 http://www.second.com/second/second-se

DUFUa YhYf	Gma Vc``	7 cbX]h]cb <sup>°</sup>	A]b <sup>·</sup>	Hmd	AUI.	Ib]h
Operating Voltage	VDD		2.2	-	5.5	V
IDD		@4MHz/5V	-	240		uA
Frequency	OSCF <sub>req</sub>		4	-	16	MHz
Output Voltage	OSC <sub>VOUT</sub>		1.2	2.4	-	V
Load Capacitance	LOAD <sub>CAP</sub>		5	22	35	pF

HUV`Y`% !, '91 hYfbU`CG7 '7 \ UfUWhYf]gh]Wg`fHYa dYfUhi fY. '!( \$`r 'Ž%\$) š7 Ł

### 587'9`YWf]WU'7\UfUWfYf]gh]Wg'

#### HUV`Y`% !- "587 '9`YWf]WU '7\ UfUWfYf]gh]Wg`fHYa dYfUhi fY. '!(\$'r 'Ž%\$) š7Ł

DUFUa YhYf	Gma Vc``	7 cbX]h]cb <sup>·</sup>	A]b <sup>°</sup>	Hmd"	AU.	l b]h
Operating Voltage	AVDD		2.4	5	5.5	V
Resolution				12		Bit
Operating Current	IDDA				2.8	mA
Analog Input Range			0		AVDD	V
Conversion Rate				-	1.0	MSPS
Operating Frequency	ACLK				16	MHz
	INL			±3.5		LSB
DC Accuracy	DNL			±2.5		LSB
Offset Error				±1.5		LSB
Full Scale Error				±1.5		LSB
SNDR	SNDR			68		dB
THD				-70		dB



# % "DU<u>V</u> Ų Y

## @E: D!' & DUW\_U[ Y'8]a Ybg]cb'





Figure 19-1 Package Dimension (LQFP-32)

## LQFP-48 Package Dimension



Figure 19-2 Package	Dimension	(LQFP-48)
---------------------	-----------	-----------





# **20. Ordering Information**

Table 20-1 identifies the basic features and package styles available for the Z32F0642 MCU.

Part Number	Flash	SRAM	UART	SPI	I2C	MPWM	ADC	I/O Ports	Package
Z32F06423AKE	64KB	4KB	2	1	1	1	1-unit 10 ch	30	LQFP-32
Z32F06423AEE	64KB	4KB	2	1	1	1	1-unit 12 ch	44	LQFP-48

#### **Table 20-1 Ordering Information**

Zilog part numbers consist of a number of components, which are described below using part number Z32F06423AKE as an example.







# **Customer Support**

To share comments, get your technical questions answered, or report issues you may be experiencing with our products, please visit Zilog's Technical Support page at <u>http://support.zilog.com</u>.

To learn more about this product, find additional documentation, or to discover other facets about Zilog product offerings, please visit the Zilog Knowledge Base at <u>http://zilog.com/kb</u> or consider participating in the Zilog Forum at <u>http://zilog.com/forum</u>.

This publication is subject to replacement by a later edition. To determine whether a later edition exists, please visit the Zilog website at <u>http://www.zilog.com</u>.