

---

**IEEE 802.11 b/g/n Link Controller with Integrated Low Energy Bluetooth 4.0**

---

**PRELIMINARY DATASHEET**

---

**Description**

---

Atmel® ATWINC3400-MR210 is an IEEE® 802.11 b/g/n RF/Baseband/MAC link controller and Low Energy Bluetooth® 4.0 compliant module optimized for low-power mobile applications. The ATWINC3400-MR210 supports single stream 1x1 802.11n mode providing up to 72Mbps PHY rate. The ATWINC3400-MR210 module features small form factor while fully integrating Power Amplifier, LNA, Switch, Power Management, and Chip Antenna. It also features an on-chip microcontroller and integrated flash memory for system software. Implemented in 65nm CMOS technology, the ATWINC3400-MR210 offers very low power consumption while simultaneously providing high performance and minimal bill of materials.

The ATWINC3400-MR210 utilizes highly optimized 802.11-Bluetooth coexistence protocols. The ATWINC3400-MR210 provides multiple peripheral interfaces including UART, SPI, and I<sup>2</sup>C. The only external clock sources needed for the ATWINC3400-MR210 is a 32.768kHz clock for sleep operation.

---

**Features**

---

**IEEE 802.11**

- IEEE 802.11 b/g/n RF/PHY/MAC SOC
- IEEE 802.11 b/g/n (1x1) for up to 72Mbps PHY rate
- Single spatial stream in 2.4GHz ISM band
- Integrated PA and T/R switch
- Integrated chip antenna
- Superior sensitivity and range via advanced PHY signal processing
- Advanced equalization and channel estimation
- Advanced carrier and timing synchronization
- Wi-Fi Direct® and Soft-AP support
- Supports IEEE 802.11 WEP, WPA, WPA2 security
- Supports China WAPI security
- Superior MAC throughput via hardware accelerated two-level A-MSDU/A-MPDU frame aggregation and block acknowledgement
- On-chip memory management engine to reduce host load
- SPI, I<sup>2</sup>C, and UART host interfaces

- Operating temperature range of -40 to +85°C fast boot options:
- Integrated flash memory for system software
- SPI flash boot (firmware patches and state variables)
- Low-leakage on-chip memory for state variables
- Fast AP re-association (150ms)
- On-Chip Network Stack to offload MCU:
  - Integrated network IP stack to minimize host CPU requirements
- Network features: TCP, UDP, DHCP, ARP, HTTP, SSL, and DNS

### Bluetooth Low Energy

- Bluetooth 4.0 (BLE)
  - Bluetooth Certification
    - QD ID Controller (see declaration [D029496](#))
    - QD ID Host (see declaration [D029497](#))
- High Speed
- Class 1 and 2 transmission
- Adaptive Frequency Hopping
- HCI (Host Control Interface) via high speed UART
- Integrated PA and T/R Switch
- Superior sensitivity and range
- UART host and audio interfaces

## Table of Contents

<b>1</b>	<b>Ordering Information</b>	<b>5</b>
<b>2</b>	<b>Package Information</b>	<b>5</b>
<b>3</b>	<b>Block Diagram</b>	<b>6</b>
<b>4</b>	<b>Pinout Information</b>	<b>7</b>
<b>5</b>	<b>Power Management</b>	<b>10</b>
5.1	Power Consumption	10
5.1.1	Description of Device States	10
5.1.2	Controlling the Device States	10
5.2	Power-up/down Sequence	11
5.3	Digital I/O Pin Behavior During Power-up Sequences	12
<b>6</b>	<b>Clocking</b>	<b>13</b>
6.1	Crystal Oscillation	13
6.2	Low Power Oscillator	13
<b>7</b>	<b>CPU and Memory Subsystem</b>	<b>14</b>
7.1	Processor	14
7.2	Memory Subsystem	14
7.3	Non-Volatile Memory	14
<b>8</b>	<b>WLAN Subsystem</b>	<b>16</b>
8.1	MAC	16
8.1.1	Features	16
8.1.2	Description	16
8.2	PHY	17
8.2.1	Features	17
8.2.2	Description	17
<b>9</b>	<b>Electrical Characteristics</b>	<b>18</b>
9.1	Absolute Maximum Ratings	18
9.2	Recommended Operating Conditions	18
9.3	DC Characteristics	19
9.4	802.11 b/g/n Radio Performance	20
9.4.1	Receiver Performance	20
9.4.2	Transmitter Performance	21
9.5	Bluetooth Low Energy (BLE) 4.0	21
9.5.1	Receiver Performance	21
9.5.2	Transmitter Performance	22
<b>10</b>	<b>External Interfaces</b>	<b>23</b>
10.1	I <sup>2</sup> C Slave Interface	24
10.1.1	Description	24
10.1.2	I <sup>2</sup> C Slave Timing	24
10.2	I <sup>2</sup> C Master Interface	25
10.2.1	Description	25
10.2.2	I <sup>2</sup> C Master Timing	25

10.3 SPI Slave Interface.....	26
10.3.1 Description.....	26
10.3.2 SPI Slave Modes.....	26
10.3.3 SPI Slave Timing.....	27
10.4 SPI Master Interface.....	28
10.4.1 Description.....	28
10.4.2 SPI Master Timing.....	28
10.5 UART Interface.....	29
10.6 GPIOs.....	29
<b>11 Reference Design.....</b>	<b>31</b>
<b>12 Package Drawing.....</b>	<b>33</b>
<b>13 Reflow Profile Information.....</b>	<b>34</b>
13.1 Storage Condition.....	34
13.1.1 Moisture Barrier Bag Before Opened.....	34
13.1.2 Moisture Barrier Bag Open.....	34
13.2 Stencil Design.....	34
13.3 Baking Conditions.....	34
13.4 Soldering and Reflow Condition.....	34
13.4.1 Reflow Oven.....	34
<b>14 Revision History.....</b>	<b>36</b>

## 1 Ordering Information

Ordering code	Package	Description
ATWINC3400-MR210CA	22 x 15mm	With chip antenna

## 2 Package Information


Table 2-1. ATWINC3400-MR210 Package Information <sup>(1)</sup>

Parameter	Value	Units	Tolerance
Package Size	22.3774 x 14.7320	mm	
Pad Count	36		
Total Thickness	2.0874	mm	
Pad Pitch	1.2040	mm	
Pad Width	0.8128	mm	
Ground Paddle Size	4.4 x 4.4	mm	

Note: 1. For details, see Chapter 12 - Package Drawing on page 33.

### 3 Block Diagram


Figure 3-1. ATWINC3400-MR210 Block Diagram



## 4 Pinout Information

This package has an exposed paddle that must be connected to the system board ground. The module pin assignment is shown in Figure 4-1. The ATWINC3400-MR210 pins are described in Table 4-1.

Figure 4-1. ATWINC3400-MR210 Pin Assignment



**Table 4-1. ATWINC3400-MR210 Pin Description**

Pin #	Pin name	Pin type	Description
1	GND	GND	Ground
2	SPI CFG	Digital Input	Tie to VDDIO for SPI
3	N/C	None	No connect
4	N/C	None	No connect
5	N/C	None	No connect
6	N/C	None	No connect
7	RESETN	Digital Input	Active-Low Hard Reset
8	BT_TXD	Digital I/O, Programmable Pull-Up	GPIO_16/BLE UART Transmit Data Output
9	BT_RXD	Digital I/O, Programmable Pull-Up	GPIO_15/BLE UART Receive Data Input
10	BT_RTS	Digital I/O, Programmable Pull-Up	GPIO_14/BLE UART RTS output/I <sup>2</sup> C Slave Data
11	BT_CTS	Digital I/O, Programmable Pull-Up	GPIO_13/BLE UART CTS Input/I <sup>2</sup> C Slave Clock/Wi-Fi <sup>®</sup> UART TXD Output
12	VDDIO	Power	Digital I/O Power Supply
13	GND	GND	Ground
14	GPIO3	Digital I/O, Programmable Pull-Up	GPIO_3/SPI Flash Clock Output
15	GPIO4	Digital I/O, Programmable Pull-Up	GPIO_4/SPI Flash SSN Output
16	UART_TXD	Digital I/O, Programmable Pull-Up	GPIO_5/Wi-Fi UART TXD Output/SPI Flash TX Output (MOSI)
17	UART_RXD	Digital I/O, Programmable Pull-Up	GPIO_6/Wi-Fi UART RXD Input/SPI Flash RX Input (MISO)
18	VBAT	Power	Battery Supply for DC/DC Converter AND PA
19	CHIP_EN	Analog	PMU Enable
20	RTC_CLK	Digital I/O, Programmable Pull-Up	RTC Clock Input/GPIO_1/Wi-Fi UART RXD Input/Wi-Fi UART TXD Output/BT UART CTS Input
21	GND	GND	Ground
22	GPIO8	Digital I/O, Programmable Pull-Up	GPIO_8/Wi-Fi UART RXD Input/BT UART CTS Input
23	SPI_SCK	Digital I/O, Programmable Pull-Up	SPI Clock
24	SPI_MISO	Digital I/O, Programmable Pull-Up	SPI TX Data
25	SPI_SSN	Digital I/O, Programmable Pull-Up	SPI Slave Select
26	SPI_MOSI	Digital I/O, Programmable Pull-Up	SPI RX Data
27	GPIO7	Digital I/O, Programmable Pull-Up	GPIO_7/Wi-Fi UART TXD output/BT UART RTS Output
28	GND	GND	Ground
29	GPIO17	Digital I/O, Programmable Pull-Down	GPIO_17/
30	GPIO18	Digital I/O, Programmable Pull-Down	GPIO_18
31	GPIO19	Digital I/O, Programmable Pull-Down	GPIO_19

Pin #	Pin name	Pin type	Description
32	GPIO20	Digital I/O, Programmable Pull-Down	GPIO_20
33	IRQN	Digital I/O, Programmable Pull-Up	Host Interrupt Request Output/Wi-Fi UART RXD Input/BT UART RTS Output
34	I2C_SDA_M	Digital I/O, Programmable Pull-Up	GPIO_21/RTC Clock/Wi-Fi UART RXD Input/Wi-Fi UART TXD Output/BT UART RTS Output
35	I2C_SDL_M	Digital I/O, Programmable Pull-Up	SLEEP Mode Control/Wi-Fi UART TXD output
36	GND	GND	Ground
49	PADDLE VSS	Power	Connect to System Board Ground

## 5 Power Management

### 5.1 Power Consumption

#### 5.1.1 Description of Device States

ATWINC3400-MR210 has multiple device states, depending on the state of the 802.11 and BLE subsystems. It is possible for both subsystems to be active at the same time. To simplify the device power consumption breakdown, the following basic states are defined, for which only one subsystem can be active at a time:

- WiFi\_ON\_Transmit - Device is actively transmitting an 802.11 signal
- WiFi\_ON\_Receive - Device is actively receiving an 802.11 signal
- BT\_ON\_Transmit - Device is actively transmitting a BLE signal
- BT\_ON\_Receive - Device is actively receiving a BLE signal
- Doze - Device is neither transmitting nor receiving (device state is retained)
- Power\_Down - Device is powered down with CHIP\_EN low and supplies connected

#### 5.1.2 Controlling the Device States

Table 5-1 shows how to switch between the device states using the following:

- CHIP\_EN - Module pad #19 used to enable DC/DC Converter
- VDDIO - I/O supply voltage from external supply

Table 5-1. ATWINC3400-MR210 Device States

Device state	CHIP_EN	VDDIO	Power consumption		Remarks
			I <sub>BATT</sub>	I <sub>VDDIO</sub>	
WiFi_ON_Transmit	VDDIO	On	<350mA	<2.7mA	Output power = 14 - 15dBm
WiFi_ON_Receive	VDDIO	On	<92mA	<2.5mA	
BT_ON_Transmit	VDDIO	On			
BT_ON_Receive	VDDIO	On	<45mA	<2.5mA	
Doze	VDDIO	On	<0.65mA	<7µA	
Power_Down	GND	On	<0.5µA	<0.1µA	

When no power is supplied to the device (the DC/DC Converter output and VDDIO are both off and at ground potential) a voltage cannot be applied to the ATWINC3400-MR210 pins because each pin contains an ESD diode from the pin to supply. This diode will turn on when voltage higher than one diode-drop is supplied to the pin.

If a voltage must be applied to the signal pads while the chip is in a low power state, the VDDIO supply must be on, so the Power\_Down state must be used. Similarly, to prevent the pin-to-ground diode from turning on, do not apply a voltage that is more than one diode-drop below ground to any pin.

## 5.2 Power-up/down Sequence

The power-up/down sequence for ATWINC3400-MR210 is shown in Figure 5-1. The timing parameters are provided in Table 5-2.

Figure 5-1. ATWINC3400-MR210 Power-up/down Sequence




Table 5-2. ATWINC3400-MR210 Power-up/down Sequence Timing

Parameter	Min.	Max.	Unit	Description	Notes
$t_A$	0		ms	VBATT rise to VDDIO rise	VBATT and VDDIO can rise simultaneously or can be tied together. VDDIO must not rise before VBATT.
$t_B$	0		ms	VDDIO rise to CHIP_EN rise	CHIP_EN must not rise before VDDIO. CHIP_EN must be driven high or low, not left floating.
$t_C$	5		ms	CHIP_EN rise to RESETN rise	This delay is needed because XO clock must stabilize before RESETN removal. RESETN must be driven high or low, not left floating.
$t_{A'}$	0		ms	VDDIO fall to VBATT fall	VBATT and VDDIO can fall simultaneously or can be tied together. VBATT must not fall before VDDIO.
$t_{B'}$	0		ms	CHIP_EN fall to VDDIO fall	VDDIO must not fall before CHIP_EN. CHIP_EN and RESETN can fall simultaneously.
$t_{C'}$	0		ms	RESETN fall to VDDIO fall	VDDIO must not fall before RESETN. RESETN and CHIP_EN can fall simultaneously.

### 5.3 Digital I/O Pin Behavior During Power-up Sequences

Table 5-3 represents digital I/O Pin states corresponding to device power modes.

**Table 5-3. Digital I/O Pin Behavior in Different Device States**

Device state	VDDIO	CHIP_EN	RESETN	Output driver	Input driver	Pull up/down resistor (96kΩ)
Power_Down: core supply off	High	Low	Low	Disabled (Hi-Z)	Disabled	Disabled
Power-On Reset: core supply on, hard reset on	High	High	Low	Disabled (Hi-Z)	Disabled	Enabled
Power-On Default: core supply on, device out of reset but not programmed yet	High	High	High	Disabled (Hi-Z)	Enabled	Enabled
On_Doze/ On_Transmit/ On_Receive: core supply on, device programmed by firmware	High	High	High	Programmed by firmware for each pin: Enabled or Disabled	Opposite of Output Driver state	Programmed by firmware for each pin: Enabled or Disabled

## 6 Clocking

### 6.1 Crystal Oscillation


Table 6-1. ATWINC3400-MR210 Crystal Oscillator Parameters

Parameter	Min.	Typ.	Max.	Unit
Crystal Resonant Frequency		26		MHz
Crystal Equivalent Series Resistance		50	150	$\Omega$
Stability - Initial Offset <sup>(1)</sup>	-100		100	ppm
Stability - Temperature and Aging	-25		25	ppm

Note: 1. Initial offset must be calibrated to maintain  $\pm 25$ ppm in all operating conditions. This calibration is performed during final production testing.

The block diagram in Figure 6-1 shows the internal Crystal Oscillator circuit that is contained within the module.

Figure 6-1. Internal Crystal Oscillator Circuit, block diagram



### 6.2 Low Power Oscillator

ATWINC3400-MR210 requires an external 32.768kHz clock to be used for sleep operation, which is provided through Pin J20. The frequency accuracy of the external clock has to be within  $\pm 200$ ppm.

## 7 CPU and Memory Subsystem

### 7.1 Processor

ATWINC3400-MR210 has a Cortus APS3 32-bit processor. In 802.11 mode the processor performs many of the MAC functions, including but not limited to association, authentication, power management, security key management, and MSDU aggregation/de-aggregation. In addition, the processor provides flexibility for various modes of operation, such as STA and AP modes. In BLE mode the processor handles multiple tasks of the BLE protocol stack.


### 7.2 Memory Subsystem

The APS3 core uses a 256KB instruction/boot ROM (160KB for 802.11 and 96KB for BLE) along with a 420KB instruction RAM (128KB for 802.11 and 292KB for BLE), and a 128KB data RAM (64KB for 802.11 and 64KB for BLE). ATWINC3400 also has 8Mb of flash memory, which can be used for system software. In addition, the device uses a 160KB shared/exchange RAM (128KB for 802.11 and 32KB for BLE), accessible by the processor and MAC, which allows the processor to perform various data management tasks on the TX and RX data packets

### 7.3 Non-Volatile Memory

ATWINC3400-MR210 has 768 bits of non-volatile eFuse memory that can be read by the CPU after device reset. This non-volatile one-time-programmable memory can be used to store customer-specific parameters, such as 802.11 MAC address, BLE address, various calibration information, such as TX power, crystal frequency offset, etc., as well as other software-specific configuration parameters. The eFuse is partitioned into six 128-bit banks. The bit map of the first and last banks is shown in [Figure 7-1](#). The purpose of the first 80 bits in bank 0 and the first 56 bits in bank 5 is fixed, and the remaining bits are general-purpose software dependent bits, or reserved for future use. Since each bank and each bit can be programmed independently, this allows for several updates of the device parameters following the initial programming, e.g. updating 802.11 MAC address or BLE address (this can be done by invalidating the last programmed bank and programming a new bank). Refer to ATWINC3400-MR210 Programming Guide for the eFuse programming instructions.

Figure 7-1. ATWINC3400-MR210 eFuse Bit Map



## 8 WLAN Subsystem

The WLAN subsystem is composed of the Media Access Controller (MAC) and the Physical Layer (PHY). Sections 8.1 and 8.2 describe the MAC and PHY in detail.

### 8.1 MAC

#### 8.1.1 Features

The ATWINC3400-MR210 IEEE802.11 MAC supports the following functions:

- IEEE 802.11b/g/n
- IEEE 802.11e WMM® QoS EDCA/HCCA/PCF multiple access categories traffic scheduling
- Advanced IEEE 802.11n features:
  - Transmission and reception of aggregated MPDUs (A-MPDU)
  - Transmission and reception of aggregated MSDUs (A-MSDU)
  - Immediate Block Acknowledgement
  - Reduced Interframe Spacing (RIFS)
- Support for IEEE 802.11i and WPA security with key management
  - WEP 64/128
  - WPA-TKIP
  - 128-bit WPA2 CCMP (AES)
- Support for WAPI security
- Advanced power management
  - Standard 802.11 Power Save Mode
  - Wi-Fi Alliance® WMM-PS (U-APSD)
- RTS-CTS and CTS-self support
- Supports either STA or AP mode in the infrastructure basic service set mode
- Supports independent basic service set (IBSS)

#### 8.1.2 Description

The ATWINC3400-MR210 MAC is designed to operate at low power while providing high data throughput. The IEEE 802.11 MAC functions are implemented with a combination of dedicated datapath engines, hardwired control logic, and a low-power, high-efficiency microprocessor. The combination of dedicated logic with a programmable processor provides optimal power efficiency and real-time response while providing the flexibility to accommodate evolving standards and future feature enhancements.

Dedicated datapath engines are used to implement data path functions with heavy computational functions. For example, an FCS engine checks the CRC of the transmitting and receiving packets, and a cipher engine performs all the required encryption and decryption operations for the WEP, WPA-TKIP, WPA2 CCMP-AES, and WAPI security requirements.

Control functions, which have real-time requirements are implemented using hardwired control logic modules. These logic modules offer real-time response while maintaining configurability via the processor. Examples of hardwired control logic modules are the channel access control module (implements EDCA/HCCA, Beacon TX control, interframe spacing, etc.), protocol timer module (responsible for the Network Access Vector, back-off timing, timing synchronization function, and slot management), MPDU handling module, aggregation/de-aggregation module, block ACK controller (implements the protocol requirements for burst block communication), and TX/RX control FSMs (coordinate data movement between PHY-MAC interface, cipher engine, and the DMA interface to the TX/RX FIFOs).

The MAC functions implemented solely in software on the microprocessor have the following characteristics:

- Functions with high memory requirements or complex data structures. Examples are association table management and power save queuing.
- Functions with low computational load or without critical real-time requirements. Examples are authentication and association.
- Functions which need flexibility and upgradeability. Examples are beacon frame processing and QoS scheduling.

## 8.2 PHY

### 8.2.1 Features

The ATWINC3400-MR210 IEEE 802.11 PHY supports the following functions:

- Single antenna 1x1 stream in 20MHz channels
- Supports IEEE 802.11b DSSS-CCK modulation: 1, 2, 5.5, 11Mbps
- Supports IEEE 802.11g OFDM modulation: 6, 9, 12, 18, 24, 36, 48, 54Mbps
- Supports IEEE 802.11n HT modulations MCS0-7, 20MHz, 800 and 400ns guard interval: 6.5, 7.2, 13.0, 14.4, 19.5, 21.7, 26.0, 28.9, 39.0, 43.3, 52.0, 57.8, 58.5, 65.0, 72.2Mbps
- IEEE 802.11n mixed mode operation
- Per packet TX power control
- Advanced channel estimation/equalization, automatic gain control, CCA, carrier/symbol recovery, and frame detection

### 8.2.2 Description

The ATWINC3400-MR210 WLAN PHY is designed to achieve reliable and power-efficient physical layer communication specified by IEEE 802.11 b/g/n in single stream mode with 20MHz bandwidth. Advanced algorithms have been employed to achieve maximum throughput in a real world communication environment with impairments and interference. The PHY implements all the required functions such as FFT, filtering, FEC (Viterbi decoder), frequency and timing acquisition and tracking, channel estimation and equalization, carrier sensing and clear channel assessment, as well as the automatic gain control.

## 9 Electrical Characteristics

### 9.1 Absolute Maximum Ratings

Table 9-1. ATWINC3400-MR210 Absolute Maximum Ratings

Symbol	Characteristics	Min.	Max.	Unit
VDDIO	Digital I/O Supply Voltage	-0.3	5.0	V
VBATT	Battery Supply Voltage	-0.3	5.0	
V <sub>IN</sub> <sup>(1)</sup>	Digital Input Voltage	-0.3	VDDIO	
V <sub>AIN</sub> <sup>(2)</sup>	Analog Input Voltage	-0.3	1.5	
V <sub>ESDHBM</sub> <sup>(3)</sup>	ESD Human Body Model	-1000, -2000 (see notes below)	+1000, +2000 (see notes below)	
T <sub>A</sub>	Storage Temperature	-65	150	°C
	Junction Temperature		125	
	RF input power max.		23	dBm

- Notes:
1. V<sub>IN</sub> corresponds to all the digital pins.
  2. V<sub>AIN</sub> corresponds to the following analog pins:
  3. For V<sub>ESDHBM</sub>, each pin is classified as Class 1, or Class 2, or both:
    - The Class 1 pins include all the pins (both analog and digital)
    - The Class 2 pins include all digital pins only
    - V<sub>ESDHBM</sub> is ±1kV for Class1 pins. V<sub>ESDHBM</sub> is ±2kV for Class2 pins

### 9.2 Recommended Operating Conditions

Table 9-2. ATWINC3400-MR210 Recommended Operating Conditions

Characteristic	Symbol	Min.	Typ.	Max.	Unit
I/O Supply Voltage <sup>(1)</sup>	VDDIO	2.7	3.3	3.6	V
Battery Supply Voltage <sup>(2)</sup>	VBATT	3.0	3.6	4.2	
Operating Temperature		-40		85	°C

- Notes:
1. Battery supply voltage is applied to following pins: VBAT.
  2. ATWINC3400-MR210 is functional across this range of voltages; however, optimal RF performance is guaranteed for VBATT in the range 3.0V < VBATT < 4.2V.
  3. Refer to Chapter 11 for the details of the power connections.

### 9.3 DC Characteristics

Table 9-3 provides the DC characteristics for the ATWINC3400-MR210 digital pads.

**Table 9-3. ATWINC3400-MR210 DC Electrical Characteristics**

Characteristic	Min.	Typ.	Max.	Unit
Input Low Voltage $V_{IL}$	-0.30		0.60	V
Input High Voltage $V_{IH}$	VDDIO-0.60		VDDIO+0.30	
Output Low Voltage $V_{OL}$			0.45	
Output High Voltage $V_{OH}$	VDDIO-0.50			
Output Loading			20	pF
Digital Input Load			6	

## 9.4 802.11 b/g/n Radio Performance

### 9.4.1 Receiver Performance

Radio performance under typical conditions: VBATT = 3.3V; VDDIO = 3.3V; temp.: 25°C

**Table 9-4. ATWINC3400-MR210 802.11 Conducted Receiver Performance Nominal Conditions, 50Ω load/source**

Parameter	Description	Min.	Typ.	Max.	Unit
Frequency		2,412		2,484	MHz
Sensitivity 802.11b	1Mbps DSS		-98		dBm
	2Mbps DSS		-95		
	5.5Mbps DSS		-93		
	11Mbps DSS		-89		
Sensitivity 802.11g	6Mbps OFDM		-90		
	9Mbps OFDM		-89		
	12Mbps OFDM		-87		
	18Mbps OFDM		-86		
	24Mbps OFDM		-83		
	36Mbps OFDM		-79		
	48Mbps OFDM		-76		
Sensitivity 802.11n (BW=20MHz)	54Mbps OFDM		-74		
	MCS 0		-89		
	MCS 1		-86		
	MCS 2		-84		
	MCS 3		-82		
	MCS 4		-79		
	MCS 5		-75		
	MCS 6		-73		
Maximum Receive Signal Level	MCS 7		-71		
	1-11Mbps DSS	-10	5		
	6-54Mbps OFDM	-10	-3		
Adjacent Channel Rejection	MCS 0 - 7	-10	-3		dB
	1Mbps DSS (30MHz offset)		50		
	11Mbps DSS (25MHz offset)		43		
	6Mbps OFDM (25MHz offset)		40		
	54Mbps OFDM (25MHz offset)		25		
	MCS 0 – 20MHz BW (25MHz offset)		40		
MCS 7 – 20MHz BW (25MHz offset)		20			

## 9.4.2 Transmitter Performance

Radio performance under typical conditions: VBATT = 3.3V; VDDIO = 3.3V; temp.: 25°C

**Table 9-5. ATWINC3400-MR210 802.11 Transmitter Performance Nominal Conditions, 50Ω load/source**

Parameter	Description	Min.	Typ.	Max.	Unit
Frequency		2,412		2,484	MHz
Output Power	802.11b DSSS 1-11Mbps		20 <sup>(1)</sup>		dBm
	802.11g OFDM 6-54Mbps		17.0 <sup>(1)</sup>		
	802.11n HT20 MCS 0-7		16 <sup>(1)</sup>		
TX Power Accuracy			±1.5 <sup>(2)</sup>		dB
Carrier Suppression			30.0		dBc
Harmonic Output Power	2 <sup>nd</sup>		-33		dBm/MHz
	3 <sup>rd</sup>		-38		

Notes: 1. Measured at 802.11 spec. compliant EVM/Spectral Mask.  
2. Without calibration.

## 9.5 Bluetooth Low Energy (BLE) 4.0

The Bluetooth subsystem implements all the mission critical real-time functions. It encodes/decodes HCI packets, constructs baseband data packages, manages, and monitors the connection status, slot usage, data flow, routing, segmentation, and buffer control. The Bluetooth subsystem supports Bluetooth Low Energy (BLE) modes of operation.

Supports BLE profiles allowing connection to advanced low energy application such as:

- Smart Energy
- Consumer Wellness
- Home Automation
- Security
- Proximity Detection
- Entertainment
- Sports and Fitness
- Automotive

### 9.5.1 Receiver Performance

Radio performance under typical conditions: VBATT = 3.3V; VDDIO = 3.3V; Temp.: 25°C

**Table 9-6. ATWINC3400-MR210 BLE Receiver Performance Nominal Conditions, 50Ω load/source**

Parameter	Description	Min.	Typ.	Max.	Unit
Frequency		2,402		2,480	MHz
Sensitivity Ideal TX	BLE (GFSK)		-96		dBm
Maximum Receive Signal Level	BLE (GFSK)	-10	0		dBm

## 9.5.2 Transmitter Performance

Radio performance under typical conditions: VBATT = 3.3V; VDDIO = 3.3V; temp.: 25°C

**Table 9-7. ATWINC3400-MR210 BLE Transmitter Performance Nominal Conditions, 50Ω load/source**

Parameter	Description	Min.	Typ.	Max.	Unit
Frequency		2,402		2,480	MHz
Output Power	BLE (GFSK)			4	dBm

Note: 1. The maximum output power may require board filtering to meet spurious emission limits.

## 10 External Interfaces

ATWINC3400-MR210 external interfaces include: SPI Slave, and UART for 802.11 control and data transfer; UART for BLE control, and data transfer; SPI Master for external Flash; I<sup>2</sup>C Master for external EEPROM, and General Purpose Input/Output (GPIO) pins. With the exception of the SPI Slave interface, which are selected using the dedicated SDIO\_SPI\_CFG pin, the other interfaces can be assigned to various pins by programming the corresponding pin MUXing control register for each pin to a specific value between 0 and 6. The default values of these registers are 0, which is GPIO mode. Each digital I/O pin also has a programmable pull-up or pull-down. The summary of the available interfaces and their corresponding pin MUX settings is shown in [Table 10-1](#). For specific programming instructions, refer to ATWINC3400-MR210 Programming Guide.

**Table 10-1. ATWINC3400-MR210 Pin-MUX Matrix of External Interfaces**

Pin name	Pin #	Pull	Mux0	MUX1	MUX2	MUX3	MUX4	MUX5	MUX6
GPIO16	8	Up	GPIO_16	O_BT_UART1_TXD					
GPIO15	9	Up	GPIO_15	I_BT_UART1_RXD					
GPIO14	10	Up	GPIO_14	O_BT_UART1_RTS	IO_I2C_SDA				I_WAKEUP
GPIO13	11	Up	GPIO_13	I_BT_UART1_CTS	IO_I2C_SCL	O_WIFI_UART_TXD			I_WAKEUP
GPIO3	23	Up	GPIO_3	O_SPI_SCK_FLASH					O_BT_UART2_TXD
GPIO4	25	Up	GPIO_4	O_SPI_SSN_FLASH					I_BT_UART2_RXD
GPIO5	24	Up	GPIO_5	O_SPI_TXD_FLASH		O_WIFI_UART_TXD			I_WAKEUP
GPIO6	25	Up	GPIO_6	I_SPI_RXD_FLASH		I_WIFI_UART_RXD			I_WAKEUP
RTC_CLK	20	Up	GPIO_1	I_RTC_CLK		I_WIFI_UART_RXD	O_WIFI_UART_TXD	I_BT_UART1_CTS	
SD_CLK	22	Up	GPIO_8	I_SD_CLK		I_WIFI_UART_RXD	I_BT_UART1_CTS		
SD_CMD/SPI_SCK	23	Up		IO_SD_CMD	IO_SPI_SCK				
SD_DAT0/SPI_TXD	24	Up		IO_SD_DAT0	O_SPI_TXD				
SD_DAT1/SPI_SSN	25	Up		IO_SD_DAT1	IO_SPI_SSN				
SD_DAT2/SPI_RXD	26	Up		IO_SD_DAT2	I_SPI_RXD				
SD_DAT3	27	Up	GPIO_7	IO_SD_DAT3		O_WIFI_UART_TXD	O_BT_UART1_RTS		
GPIO17	29	Down	GPIO_17	IO_BT_PCM_CLK					I_WAKEUP
GPIO18	30	Down	GPIO_18	IO_BT_PCM_SYNC					I_WAKEUP
GPIO19	31	Down	GPIO_19	I_BT_PCM_D_IN					I_WAKEUP
GPIO20	32	Down	GPIO_20	O_BT_PCM_D_OUT					I_WAKEUP
IRQN	33	Up	GPIO_2	O_IRQN		I_WIFI_UART_RXD	O_BT_UART1_RTS		
GPIO21	34	Up	GPIO_21	I_RTC_CLK		I_WIFI_UART_RXD	O_WIFI_UART_TXD	O_BT_UART1_RTS	IO_I2C_MASTER_SCL
HOST_WAKEUP	35	Up	GPIO_0	I_WAKEUP		O_WIFI_UART_TXD			IO_I2C_MASTER_SDA

## 10.1 I<sup>2</sup>C Slave Interface

### 10.1.1 Description

The I<sup>2</sup>C Slave interface, used primarily for control by the host processor, is a two-wire serial interface consisting of a serial data line (SDA) on Pin 16 (GPIO14) and a serial clock line (SCL) on Pin 17 (GPIO13). I<sup>2</sup>C Slave responds to the seven bit address value 0x60. The ATWINC3400-MR210 I<sup>2</sup>C supports I<sup>2</sup>C bus Version 2.1 - 2000 and can operate in standard mode (with data rates up to 100Kb/s) and fast mode (with data rates up to 400Kb/s).


The I<sup>2</sup>C Slave is a synchronous serial interface. The SDA line is a bidirectional signal and changes only while the SCL line is low, except for STOP, START, and RESTART conditions. The output drivers are open-drain to perform wire-AND functions on the bus. The maximum number of devices on the bus is limited by only the maximum capacitance specification of 400pF. Data is transmitted in byte packages.

For specific information, refer to the Philips Specification entitled “The I<sup>2</sup>C -Bus Specification, Version 2.1”.

### 10.1.2 I<sup>2</sup>C Slave Timing

The I<sup>2</sup>C Slave timing is provided in [Figure 10-1](#) and [Table 10-2](#).

**Figure 10-1. ATWINC3400-MR210 I<sup>2</sup>C Slave Timing Diagram**



**Table 10-2. ATWINC3400-MR210 I<sup>2</sup>C Slave Timing Parameters**

Parameter	Symbol	Min.	Max.	Unit	Remarks
SCL Clock Frequency	$f_{SCL}$	0	400	kHz	
SCL Low Pulse Width	$t_{WL}$	1.3		$\mu$ s	
SCL High Pulse Width	$t_{WH}$	0.6		$\mu$ s	
SCL, SDA Fall Time	$t_{HL}$		300	ns	
SCL, SDA Rise Time	$t_{LH}$		300	ns	This is dictated by external components
START Setup Time	$t_{SUSTA}$	0.6		$\mu$ s	
START Hold Time	$t_{HDSTA}$	0.6		$\mu$ s	
SDA Setup Time	$t_{SUDAT}$	100		ns	
SDA Hold Time	$t_{HDDAT}$	0 40		ns $\mu$ s	Slave and Master Default Master Programming Option
STOP Setup Time	$t_{SUSTO}$	0.6		$\mu$ s	
Bus Free Time Between STOP and START	$t_{BUF}$	1.3		$\mu$ s	
Glitch Pulse Reject	$t_{PR}$	0	50	ns	

## 10.2 I<sup>2</sup>C Master Interface

### 10.2.1 Description

ATWINC3400-MR210 provides an I<sup>2</sup>C bus master, which is intended primarily for accessing an external EEPROM memory through a software-defined protocol. The I<sup>2</sup>C Master is a two-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA can be configured on pin 42 (HOST\_WAKEUP) and SCL can be configured on pin 41 (GPIO21).

### 10.2.2 I<sup>2</sup>C Master Timing

The I<sup>2</sup>C Master interface supports three speeds:

- Standard mode (100kb/s)
- Fast mode (400kb/s)
- High-speed mode (3.4Mb/s)

The timing diagram of the I<sup>2</sup>C Master interface is the same as that of the I<sup>2</sup>C Slave interface (see [Figure 10-1](#)). The timing parameters of I<sup>2</sup>C Master are shown in [Table 10-3](#).

**Table 10-3. ATWINC3400-MR210 I<sup>2</sup>C Master Timing Parameters**

Parameter	Symbol	Standard mode		Fast mode		High-speed mode		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
SCL Clock Frequency	f <sub>SCL</sub>	0	100	0	400	0	3400	kHz
SCL Low Pulse Width	t <sub>WL</sub>	4.7		1.3		0.16		μs
SCL High Pulse Width	t <sub>WH</sub>	4		0.6		0.06		
SCL Fall Time	t <sub>HL SCL</sub>		300		300	10	40	ns
SDA Fall Time	t <sub>HL SDA</sub>		300		300	10	80	
SCL Rise Time	t <sub>LH SCL</sub>		1000		300	10	40	
SDA Rise Time	t <sub>LH SDA</sub>		1000		300	10	80	
START Setup Time	t <sub>SUSTA</sub>	4.7		0.6		0.16		μs
START Hold Time	t <sub>HDSTA</sub>	4		0.6		0.16		
SDA Setup Time	t <sub>SUDAT</sub>	250		100		10		ns
SDA Hold Time	t <sub>HDDAT</sub>	5		40		0	70	
STOP Setup time	t <sub>SUSTO</sub>	4		0.6		0.16		μs
Bus Free Time Between STOP and START	t <sub>BUF</sub>	4.7		1.3				
Glitch Pulse Reject	t <sub>PR</sub>			0	50			ns

## 10.3 SPI Slave Interface

### 10.3.1 Description

ATWINC3400-MR210 provides a Serial Peripheral Interface (SPI) that operates as a SPI slave. The SPI Slave interface can be used for control and for serial I/O of 802.11 data. The SPI Slave pins are mapped as shown in [Table 10-4](#). The RXD pin is the same as Master Output, Slave Input (MOSI), and the TXD pin is the same as Master Input, Slave Output (MISO). The SPI Slave is a full-duplex slave-synchronous serial interface that is available immediately following reset when Pin 12 (DVDDIO) is tied to VDDIO.

**Table 10-4. ATWINC3400-MR210 SPI Slave Interface Pin Mapping**

Pin #	SPI function
J2	CFG: Must be tied to VDDIO
J25	SSN: Active Low Slave Select
J23	SCK: Serial Clock
J26	RXD: Serial Data Receive (MOSI)
J24	TXD: Serial Data Transmit (MISO)

When the SPI is not selected, i.e., when SSN is high, the SPI interface will not interfere with data transfers between the serial-master and other serial-slave devices. When the serial slave is not selected, its transmitted data output is buffered, resulting in a high impedance drive onto the serial master receive line.

The SPI Slave interface responds to a protocol that allows an external host to read or write any register in the chip as well as initiate DMA transfers. For the details of the SPI protocol and more specific instructions, refer to ATWINC3400-MR210 Programming Guide.

### 10.3.2 SPI Slave Modes

The SPI Slave interface supports four standard modes as determined by the Clock Polarity (CPOL) and Clock Phase (CPHA) settings. These modes are illustrated in [Table 10-5](#) and [Figure 10-2](#). The red lines in [Figure 10-2](#) correspond to Clock Phase = 0 and the blue lines correspond to Clock Phase = 1.

**Table 10-5. ATWINC3400-MR210 SPI Slave Modes**

Mode	CPOL	CPHA
0	0	0
1	0	1
2	1	0
3	1	1

### 10.3.3 SPI Slave Timing

The SPI Slave timing is provided in Figure 10-2, Figure 10-3, and Table 10-6.

Figure 10-2. ATWINC3400-MR210 SPI Slave Clock Polarity and Clock Phase Timing




Figure 10-3. ATWINC3400-MR210 SPI Slave Timing Diagram




Table 10-6. ATWINC3400-MR210 SPI Slave Timing Parameters

Parameter	Symbol	Min.	Max.	Unit
Clock Input Frequency	$f_{SCK}$		48	MHz
Clock Low Pulse Width	$t_{WL}$	5		ns
Clock High Pulse Width	$t_{WH}$	5		ns
Clock Rise Time	$t_{LH}$		5	ns
Clock Fall Time	$t_{HL}$		5	ns
Input Setup Time	$t_{ISU}$	5		ns
Input Hold Time	$t_{IHD}$	5		ns
Output Delay	$t_{ODLY}$	0	20	ns
Slave Select Setup Time	$t_{SUSSN}$	5		ns
Slave Select Hold Time	$t_{HDSSN}$	5		ns

## 10.4 SPI Master Interface

### 10.4.1 Description

ATWINC3400-MR210 provides a SPI Master interface for accessing external flash memory. The SPI Master pins are mapped as shown in [Table 10-7](#). The TXD pin is the same as Master Output, Slave Input (MOSI), and the RXD pin is the same as Master Input, Slave Output (MISO). The SPI Master interface supports all four standard modes of clock polarity and clock phase shown in [Table 10-5](#). External SPI flash memory is accessed by a processor programming commands to the SPI Master interface, which in turn initiates a SPI master access to the flash. For more specific instructions, refer to ATWINC3400-MR210 Programming Guide.


**Table 10-7. ATWINC3400-MR210 SPI Master Interface Pin Mapping**

Pin #	Pin name	SPI function
J23	SPI_SCK	Serial Clock Output
J25	SPI_SSN	Active Low Slave Select Output
J26	SPI_RXD	RXD: Serial Data Transmit Output (MISO)
J24	SPI_TXD	TXD: Serial Data Receive Input (MOSI)

### 10.4.2 SPI Master Timing

The SPI Master timing is provided in [Figure 10-4](#) and [Table 10-8](#).

**Figure 10-4. ATWINC3400-MR210 SPI Master Timing Diagram**



**Table 10-8. ATWINC3400-MR210 SPI Master Timing Parameters**

Parameter	Symbol	Min.	Max.	Unit
Clock Output Frequency	$f_{SCK}$		48	MHz
Clock Low Pulse Width	$t_{WL}$	5		ns
Clock High Pulse Width	$t_{WH}$	5		
Clock Rise Time	$t_{LH}$		5	
Clock Fall Time	$t_{HL}$		5	
Input Setup Time	$t_{ISU}$	5		
Input Hold Time	$t_{IHD}$	5		
Output Delay	$t_{ODLY}$	0	5	

## 10.5 UART Interface

ATWINC3400-MR210 provides Universal Asynchronous Receiver/Transmitter (UART) interfaces for serial communication. The BLE subsystem has two UART interfaces: a 4-pin interface for control, data transfer, and audio (BT UART1), and a 2-pin interface for debugging (BT UART2). The 802.11 subsystem has one 2-pin UART interface (Wi-Fi UART), which can be used for control, data transfer, or debugging. The UART interfaces are compatible with the RS-232 standard, where ATWINC3400-MR210 operates as Data Terminal Equipment (DTE). The 2-pin UART has the receive and transmit pins (RXD and TXD), and the 4-pin UART has two additional pins used for flow control/handshaking; Request To Send (RTS) and Clear To Send (CTS).



**The RTS and CTS are used for hardware flow control; they MUST be connected to the host MCU UART and enabled for the UART interface to be functional.**

The pins associated with each UART interfaces can be enabled on several alternative pins by programming their corresponding pin MUX control registers (see [Table 10-1](#) for available options).


The UART features programmable baud rate generation with fractional clock division, which allows transmission and reception at a wide variety of standard and non-standard baud rates. The BLE UART input clock is selectable between 104MHz, 52MHz, 26MHz, and 13MHz. The clock divider value is programmable as 13 integer bits and three fractional bits (with 8.0 being the smallest recommended value for normal operation). This results in the maximum supported baud rate of  $10\text{MHz}/8.0 = 1.25\text{MBd}$ . The 802.11 UART input clock is selectable between 10MHz, 5MHz, 2.5MHz, and 1.25MHz. The clock divider value is programmable as 13 integer bits and three fractional bits (with 8.0 being the smallest recommended value for normal operation). This results in the maximum supported baud rate of  $10\text{MHz}/8.0 = 1.25\text{MBd}$ .

The UART can be configured for seven or eight bit operation, with or without parity, with four different parity types (odd, even, mark, or space), and with one or two stop bits. It also has RX and TX FIFOs, which ensure reliable high speed reception and low software overhead transmission. FIFO size is 4 x 8 for both RX and TX direction. The UART also has status registers showing the number of received characters available in the FIFO and various error conditions, as well the ability to generate interrupts based on these status bits.

An example of UART receiving or transmitting a single packet is shown in [Figure 10-5](#). This example shows 7-bit data (0x45), odd parity, and two stop bits.

For more specific instructions, refer to ATWINC3400-MR210 Programming Guide.

**Figure 10-5. Example of UART RX or TX Packet**



## 10.6 GPIOs

18 General Purpose Input/Output (GPIO) pins, labeled GPIO 0-8 and 13-21, are available to allow for application specific functions. Each GPIO pin can be programmed as an input (the value of the pin can be read by the host or internal processor) or as an output (the output values can be programmed by the host or internal processor), where the default mode after power-up is input.

ATWINC3400-MR210 provides programmable pull-up resistors on various pins (see [Table 4-1](#)). The purpose of these resistors is to keep any unused input pins from floating, which can cause excess current to flow through the


input buffer from the VDDIO supply. Any unused pin on the device should leave these pull-up resistors enabled so the pin will not float. The default state at power up is for the pull-up resistor to be enabled. However, any pin which is used should have the pull-up resistor disabled. The reason for this is that if any pins are driven to a low level while the device is in the low power sleep state, current will flow from the VDDIO supply through the pull-up resistors, increasing the current consumption of the module. Since the value of the pull-up resistor is approximately 100k $\Omega$ , the current through any pull-up resistor that is being driven low will be VDDIO/100K. For VDDIO = 3.3V, the current would be approximately 33 $\mu$ A. Pins which are used and have had the programmable pull-up resistor disabled should always be actively driven to either a high or low level and not be allowed to float. Refer to ATWINC3400-MR210 Programming Guide for information on enabling/disabling the programmable pull-up resistors.

# 11 Reference Design

The ATWINC3400-MR210 application schematics are shown in [Figure 11-1](#).

Module design information such as module schematics can be obtained under an NDA from Atmel.

**Figure 11-1. ATWINC3400-MR210 Application Schematic for SPI Operation**




**Table 11-1. SPI Application Bill of Material**

Item	Qty.	Reference	Value	Description	Manufacturer	Part number	Footprint
1	1	U1	ATWINC3400-MR210	Wi-Fi/BT/BLE combo module	Atmel	ATWILC3400-MR210CA	Custom
2	1	U2	ASH7KW-32.768kHz-L-T	Oscillator, 32.786kHz, +0/-175ppm, 1.2V-5.5V, -40 to +85°C	Abracon	ASH7KW-32.768kHz-L-T	OSCCC320X150X100-4N
3	1	R1	1M	Resistor, thick film, 1MΩ, 0201	Panasonic	ERJ-1GEJ105C	RS0201
4	13	R2-R14	0	Resistor, thick film, 0Ω, 0201	Panasonic	ERJ-1GNOR00C	RS0201

## 12 Package Drawing

The ATWINC3400-MR210 module with Chip Antenna package details are shown in Figure 12-1.

Figure 12-1. ATWINC3400-MR210 Module with CA Connector Package Dimensions



## 13 Reflow Profile Information

This chapter provides guidelines for reflow processes in getting the Atmel module soldered to the customer's design.

### 13.1 Storage Condition

#### 13.1.1 Moisture Barrier Bag Before Opened

A moisture barrier bag must be stored in a temperature of less than 30°C with humidity under 85% RH. The calculated shelf life for the dry-packed product shall be 12 months from the date the bag is sealed.

#### 13.1.2 Moisture Barrier Bag Open

Humidity indicator cards must be blue, <30%.

### 13.2 Stencil Design

The recommended stencil is laser-cut, stainless-steel type with thickness of 100µm to 130µm and approximately a 1:1 ratio of stencil opening to pad dimension. To improve paste release, a positive taper with bottom opening 25µm larger than the top can be utilized. Local manufacturing experience may find other combinations of stencil thickness and aperture size to get good results.

### 13.3 Baking Conditions

This module is rated at MSL level 3. After sealed bag is opened, no baking is required within 168 hours so long as the devices are held at ≤ 30°C/60% RH or stored at <10% RH.

The module will require baking before mounting if:

- The sealed bag has been open for >168 hours
- Humidity Indicator Card reads >10%
- SIPs need to be baked for 8 hours at 125°C

### 13.4 Soldering and Reflow Condition


#### 13.4.1 Reflow Oven

It is strongly recommended that a reflow oven equipped with more heating zones and Nitrogen atmosphere be used for lead-free assembly. Nitrogen atmosphere has shown to improve the wet-ability and reduce temperature gradient across the board. It can also enhance the appearance of the solder joints by reducing the effects of oxidation.

The following bullet items should also be observed in the reflow process:

- Some recommended pastes include NC-SMQ® 230 flux and Indalloy® 241 solder paste made up of 95.5 Sn/3.8 Ag/0.7 Cu or SENJU N705-GRN3360-K2-V Type 3, no clean paste
- Allowable reflow soldering times: 2 times based on the following reflow soldering profile (see [Figure 13-1](#)).
- Temperature profile: Reflow soldering shall be done according to the following temperature profile (see [Figure 13-1](#)).
- Peak temp: 250°C.

Figure 13-1. Solder Reflow Profile



## 14 Revision History

Doc Rev.	Date	Comments
42535B	03/2016	<ol style="list-style-type: none"> <li>1. Removed references to uFL as it is not yet supported.</li> <li>2. Revised Ground Paddle size in <a href="#">Table 2-1</a>.</li> <li>3. Revised Block Diagram <a href="#">Figure 3-1</a>.</li> <li>4. Updated Pin Assignments <a href="#">Figure 4-1</a>.</li> <li>5. Revised Pin Description table <a href="#">Table 4-1</a>.</li> <li>6. Globally replaced Bluetooth with BLE.</li> <li>7. Revised values in <a href="#">Table 5-1</a>.</li> <li>8. Simplified table <a href="#">Table 9-2</a> and added note 3.</li> <li>9. Corrected VDDIO typo in <a href="#">Table 9-3</a>.</li> <li>10. Revised values in <a href="#">Table 10-8</a>.</li> <li>11. Added notation about the using Flow Control pins in section <a href="#">10.5</a>.</li> <li>12. Removed SDIO and PCM as they are not supported.</li> <li>13. Revised <a href="#">Table 9-3</a> layout to be clearer.</li> <li>14. Clarified the schematics for easier reading in section <a href="#">11</a>.</li> <li>15. Revised Module drawings for easier reading in <a href="#">Figure 12-1</a>.</li> <li>16. Revised Reflow Profile content in section <a href="#">13</a>.</li> </ol>
42535A	10/2015	Initial document release.



Atmel | Enabling Unlimited Possibilities®



Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA T: (+1)(408) 441.0311 F: (+1)(408) 436.4200 | [www.atmel.com](http://www.atmel.com)

© 2016 Atmel Corporation. / Rev.: Atmel-42535B-ATWINC3400-MR210-IEEE802.11bgn-Link-Ctrl-with-Integrated-Low-Energy-s4.0\_Datasheet\_032016.

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. ARM®, ARM Connected® logo, and others are the registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.