











TCA7408 SCPS235D - NOVEMBER 2011 - REVISED APRIL 2018

TCA7408 Low-Voltage 8-Bit I²C and SMBus I/O Expander With Interrupt Output, RESET Input, I/O Direction Registers, and Programmable Pull-Up/Pull-Down

Features

- Operating Power-Supply Voltage Range of 1.65 to
- Allows Bidirectional Voltage-Level Translation and GPIO Expansion Between 1.8-V, 2.5-V, 3.3-V **GPIO** Port and
 - 1.8-V SCL/SDA
 - 2.5-V SCL/SDA
 - 3.3-V SCL/SDA
 - 5-V SCL/SDA
- Standby Current Consumption of < 2 µA at 1.8 V
- Active Current Consumption of:
 - < 2 µA at 1.8-V 100-kHz Clock</p>
 - < 5 μA at 1.8-V 400-kHz Clock
- 100-kHz, 400-kHz Fast Mode
- Internal Power-on-Reset and Watchdog Timer
- Fail Safe I²C, INT, and RESET lines
- Noise Filter on SCL/SDA and Inputs
- Active-Low Reset (RESET) Input
- Open-Drain Active-Low Interrupt (INT) Output
- Programmable Pull-up/Pull-down Resistors for **GPIO** Inputs
- Programmable Edge Detection for Generating Interrupts
- Interrupt Latching
- Software Reset
- Input/Output Direction Register
- Power Up With All Channels Configured as Inputs
- Latched Outputs With High-Current Drive Maximum Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)
- Package: µCSP 16 Ball (4 x 4), 2.0 mm x 2.0 mm, 0.5-mm pitch, 0.55-mm height

2 Applications

- Personal electronics (e.g. Smartphones, Gaming Consoles, Personal Computers)
- Servers, Routers (Telecom Switching Equipment), Industrial Automation
- Products with GPIO-Limited Processors

3 Description

TCA7408 is an 8-bit I/O expander for the two-line bidirectional bus (I²C) and is designed to provide general-purpose remote I/O expansion through the I²C interface.

The major benefit of this device is its wide V_{CC} range. It can operate from 1.65 V to 3.6 V on the GPIO-port side and 1.65 V to 5.5 V on the SDA/SCL side. This allows the TCA7408 to interface with next-generation microprocessors and microcontrollers SDA/SCL side, where supply levels are dropping down to conserve power.

The bidirectional voltage-level translation in the TCA7408 is provided through $V_{\text{CCI}}.\ V_{\text{CCI}}$ should be connected to the V_{CC} of the external SCL/SDA lines. The voltage level on the GPIO-port of the TCA7408 is determined by V_{CCP} .

At power on, the I/Os are configured as inputs; however, the system master can enable the I/Os as either inputs or outputs by writing to the I/O direction bits. The data for each input or output is kept in the corresponding Input or Output register. All registers can be read by the system master.

TCA7408 has open-drain interrupt (INT) output pin that goes LOW when the input state of a GPIO-port changes from the input-state default register value. The device also has an interrupt masking feature by which the user can mask the interrupt from an individual GPIO-port.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TCA7408	μCSP (16)	2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

ZSZ Package (Top Through View)






Table of Contents

1	Features 1		8.5 Programming	16
2	Applications 1		8.6 Register Map	19
3	Description 1	9	Application and Implementation	. 22
4	Revision History2		9.1 Application Information	22
5	Pin Configuration and Functions3		9.2 Typical Application	22
6	Specifications	10	Power Supply Recommendations	25
•	6.1 Absolute Maximum Ratings		10.1 Power-On Reset Requirements	25
	6.2 ESD Ratings 4		10.2 Recommended Supply Sequencing and Ramp Rates at T _A = 25°C	26
	6.3 Recommended Operating Conditions	11	Layout	
	6.4 Thermal Information		11.1 Layout Guidelines	
	6.5 Electrical Characteristics		11.2 Layout Example	
	6.6 I ² C Interface Timing Requirements	12	Device and Documentation Support	
	6.8 Switching Characteristics		12.1 Receiving Notification of Documentation Update	s 28
7	Parameter Measurement Information		12.2 Community Resources	28
, 0			12.3 Trademarks	28
8	Detailed Description		12.4 Electrostatic Discharge Caution	28
	8.1 Overview		12.5 Glossary	28
	8.2 Functional Block Diagram 13 8.3 Feature Description 14	13	Mechanical, Packaging, and Orderable Information	
	8.4 Device Functional Modes		mormation	. 20


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (July 2015) to Revision D	Page
Changed the ZSZ pinout image, and deleted the Top Through View table in the Pin Configuration and Functions	
 Changed Register 09h DEFAULT values From: 1111 1111 To: 0000 0000 in Register 09h – Input Default State. 	20
Changes from Revision B (March 2013) to Revision C	Page
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, Mechanical, Packaging, and Orderable Information section	and
Removed R _{0JA} thermal parameter with "TBD" value from <i>Absolute Maximum Ratings</i> table	4
Changes from Revision A (November 2012) to Revision B	Page



5 Pin Configuration and Functions



Pin Functions

PIN		DESCRIPTION			
NAME	NO.	DESCRIPTION			
GND	A1	Ground			
GPIO7	A2	GPIO-port input/output (push-pull design structure). At power on, GPIO7 is configured as an input.			
GPIO6	А3	GPIO-port input/output (push-pull design structure). At power on, GPIO6 is configured as an input.			
GPIO5	A4	GPIO-port input/output (push-pull design structure). At power on, GPIO5 is configured as an input.			
VCCI	B1	Supply voltage of I ² C bus. Connect directly to the V _{CCI} of the external I ² C master. Provides voltage level translation.			
VCCP	B2	Supply voltage of TCA7408 for GPIO-port			
ADDR	В3	Address input. Connect directly to V _{CCI} or ground.			
GPIO4	B4	GPIO-port input/output (push-pull design structure). At power on, GPIO4 is configured as an input.			
SDA	C1	Serial data bus. Connect to V _{CCI} through a pull-up resistor.			
ĪNT	C2	Active-low interrupt output. Connect to V _{CCI} through a pull-up resistor.			
RESET	C3	Active-low reset input. Connect to V _{CCI} through a pull-up resistor, if no active connection is used.			
GPIO3	C4	GPIO-port input/output (push-pull design structure). At power on, GPIO3 is configured as an input.			
SCL	D1	Serial clock bus. Connect to V _{CCI} through a pull-up resistor.			
GPIO0	D2	GPIO-port input/output (push-pull design structure). At power on, GPIO0 is configured as an input.			
GPIO1	D3	GPIO-port input/output (push-pull design structure). At power on, GPIO1 is configured as an input.			
GPIO2	D4	GPIO-port input/output (push-pull design structure). At power on, GPIO2 is configured as an input.			



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

				MIN	MAX	UNIT
V _{CCI}	Cumply voltage			-0.3	6	V
V_{CCP}	Supply voltage			-0.3	4	V
V_{I}	Input voltage			-0.3	6	V
Vo	Output voltage			-0.3	6	V
I _{IK}	Input clamp current	ADDR, RESET, SCL	V _I < 0		±20	mA
I _{OK}	Output clamp current	INT	V _O < 0		±20	mA
	Input/output clamp current	GPIO port	$V_O < 0$ or $V_O > V_{CCP}$		±20	mA
I _{IOK}		SDA	$V_O < 0$ or $V_O > V_{CCI}$		±20	
	Continuous output low	GPIO port	$V_O = 0$ to V_{CCP}		10	A
I _{OL}	current	SDA, ĪNT	$V_O = 0$ to V_{CCI}		10	mA
I _{OH}	Continuous output high current	GPIO port	$V_O = 0$ to V_{CCP}		10	mA
	Continuous current through G	ND			200	
I _{CC}	Continuous current through V _{CCP}			160	mA	
	Continuous current through V _{CCI}				10	
T _{stg}	Storage temperature			-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000		
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



6.3 Recommended Operating Conditions

		-	MIN	MAX	UNIT
V_{CCI}	Cupply voltage		1.65	5.5	V
V_{CCP}	Supply voltage		1.65	3.6	V
		SCL, SDA	$0.7 \times V_{CCI}$	5.5	V
V_{IH}	High-level input voltage	RESET, ADDR	0.65 × V _{CCI}	5.5	
		GPIO7 to GPIO0	0.65 × V _{CCP}	3.6	
		SCL, SDA	-0.3	$0.3 \times V_{CCI}$	V
V_{IL}	Low-level input voltage	RESET, ADDR	-0.3	$0.35 \times V_{CCI}$	
		GPIO7 to GPIO0	-0.3	$0.35 \times V_{CCP}$	
I _{OH}	High-level output current	GPIO7 to GPIO0		10	mA
I _{OL}	Low-level output current	GPIO7 to GPIO0		10	mA
T _A	Operating free-air temperat	ure	-40	85	°C

6.4 Thermal Information

		TCA7408	
	THERMAL METRIC ⁽¹⁾	ZSZ (μCSP)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	158.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	101.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	96.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	10.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	96.8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

STRUMENTS

6.5 Electrical Characteristics

	PARAMETER		TEST CONDITIONS	V _{CCI}	V _{CCP}	MIN	TYP	MAX	UNIT
V _{IK}	Input diode clamp voltage		I _I = -18 mA	1.65 to 5.5 V	1.65 to 3.6 V	-1.2			V
V _{PORR}	Power-on reset voltage, VCC	rising ⁽¹⁾	$V_I = V_{CCP}$ or GND, $I_O = 0$	1.65 to 5.5 V	1.65 to 3.6 V		1.2	1.5	V
V _{PORF}	Power-on reset voltage, VCC		$V_I = V_{CCP}$ or GND, $I_O = 0$	1.65 to 5.5 V	1.65 to 3.6 V	0.75	1		V
				1.65 V	1.65 V	1.2			
			$I_{OH} = -6 \text{ mA}$	2.3 V	2.3 V	1.8			V
V _{OH}				3 V	3 V	2.6			
	GPIO-port high-level output v	oltage		1.65 V	1.65 V	1.1			
			$I_{OH} = -10 \text{ mA}$	2.3 V	2.3 V	1.7			V
				3 V	3 V	2.5			
				1.65 V	1.65 V			0.45	
			I _{OL} = 6 mA	2.3 V	2.3 V			0.25	V
V_{OL}			02	3 V	3 V			0.25	
V _{OL}	GPIO-port low-level output vo	oltage		1.65 V	1.65 V			0.6	
			I _{OL} = 10 mA	2.3 V	2.3 V			0.3	V
			OL	3 V	3 V			0.25	
	SDA ⁽²⁾			1.65 to 5.5 V	1.65 to 3.6 V	10			mA
I _{OL}			V _{OL} = 0.4 V	2.3 to 5.5 V	2.3 to 3.6 V	20			
	ĪNT			1.65 to 5.5 V	1.65 to 3.6 V	3			
	SCL, SDA, RESET, ADDR		V _I = V _{CCI} or GND	1.65 to 5.5 V	1.65 to 3.6 V			±0.1	μА
h			$V_I = V_{CCP}$ or GND	1.65 to 5.5 V	1.65 to 3.6 V			±0.1	
Ін			$V_I = V_{CCP}$	1.65 to 5.5 V	1.65 to 3.6 V			1	
IH IL	GPIO port		$V_I = V_{CCP}$ $V_I = GND$	1.65 to 5.5 V	1.65 to 3.6 V			1	μΑ
IL			V_1 = GND V_1 on SDA, ADDR, and RESET = V_{CCI} or GND, V_1 on GPIO port = V_{CCP} or GND, IO = 0, I/O = inputs, F_{SCI} = 400 kHz	3.6 to 5.5 V	3.6 V		10	20	μΑ
		SDA, GPIO port, ADDR, RESET		2.3 to 3.6 V	2.3 to 3.6 V		6.5	15	
	Fast Mode operating mode			1.65 to 2.3 V	1.65 to 2.3 V		4	9	
CC (I _{CCI} +			V _I on SCL, SDA and	3.6 to 5.5 V	3.6 V		1.5	7	
CCP)		CCI CDA CDIO	RESET = V _{CCI} or GND,	2.3 to 3.6 V	2.3 to 3.6 V		1	3.2	
	Stand By mode	SCL, SDA, GPIO port, ADDR, RESET		1.65 to 2.3 V	1.65 to 2.3 V		0.5	1.7	μА
7I ^{CCI} (3)	Additional current in standby	SCL, SDA, RESET	One input at $V_{CCI} - 0.6$ V. Other inputs at V_{CCI} or GND.	1.65 to 5.5 V	1.65 to 3.6 V			25	μА
N _{CCP} (3)	mode GPIO port, ADDR	One input at $V_{CCP} - 0.6$ V. Other inputs at V_{CCP} or GND.	1.65 to 5.5 V	1.65 to 3.6 V			80	μА	
C _i ⁽³⁾	SCL		$V_I = V_{CCI}$ or GND	1.65 to 5.5 V	1.65 to 3.6 V		6		μΑ
C _{io} (3)	SDA		$V_{IO} = V_{CCI}$ or GND	1.65 to 5.5 V	1.65 to 3.6 V		7		pF
oio`'	GPIO port		V _{IO} = V _{CCP} or GND	1.00 to 5.5 V	1.00 to 3.0 V		7.5		pr
R _{PU} (3)	Pull up resistor		V _I = GND	1.65 to 5.5 V	1.65 to 3.6 V		100		kΩ
R _{PD} ⁽³⁾	Pull down resistor		$V_I = V_{CCP}$	1.65 to 5.5 V	1.65 to 3.6 V		100		kΩ

When power (from 0 V) is applied to V_{CCP} , an internal power-on reset holds the TCA7408 in a reset condition until V_{CCP} has reached V_{POR} . At that time, the reset condition is released, and the TCA7408 registers and $I^2C/SMBus$ state machine initialize to their default states. After that, V_{CCP} must be lowered to below 0.2 V and back up to the operating voltage for a power-reset cycle.

 I_{OL} for SDA is specified for standard mode, fast mode, and fast mode plus capability (at 2.3 V). All typical values are at nominal supply voltage (1.8-V, 2.5-V, 3.3-V, or 5-V VCC) and T_A = 25°C.



6.6 I²C Interface Timing Requirements

	PARAMETER	STANDARI I ² C B	_	FAST M I ² C B		UNIT
		MIN	MAX	MIN	MAX	
f _{scl}	I ² C clock frequency	0	100	0	400	kHz
t _{sch}	I ² C clock high time	4		0.6		μS
t _{scl}	I ² C clock low time	4.7		1.3		μS
t _{sp}	I ² C spike time		50		50	ns
t _{sds}	I ² C serial data setup time	250		100		ns
t _{sdh}	I ² C serial data hold time	0		0		ns
t _{icr}	I ² C input rise time		1000	20 + 0.1C _b	300	ns
t _{icf}	I ² C input fall time		300	20 + 0.1C _b	300	ns
t _{ocf}	I ² C output fall time; 10 pF to 400 pF bus		300	20 + 0.1C _b	300	μS
t _{buf}	I ² C bus free time between Stop and Start	4.7		1.3		μS
t _{sts}	I ² C Start or repeater Start condition setup time	4.7		0.6		μS
t _{sth}	I ² C Start or repeater Start condition hold time	4		0.6		μS
t _{sps}	I ² C Stop condition setup time	4		0.6		μS
t _{vd(data)}	Valid data time; SCL low to SDA output valid		1	0.3	0.9	μS
t _{vd(ack)}	Valid data time of ACK condition; ACK signal from SCL low to SDA (out) low		1	0.3	0.9	μS

6.7 Reset Timing Requirements


PARAMETER		STANDARD MODE, FAST MODE, I ² C BUS		
		MIN MAX		
t _W	Reset pulse duration	250	ns	
t _{REC}	Reset recovery time	250	ns	
t _{RESET}	Time to reset	250	ns	

6.8 Switching Characteristics


PARAMETER		PARAMETER FROM (INPUT)		STANDARD MODE, FAST MODE, I ² C BUS	UNIT
		(INPUT)	(OUTPUT)	MIN MAX	
t_{iv}	Interrupt valid time	GPIO port	INT	20	ns
t _{ir}	Interrupt reset delay time	SCL	INT	250	ns
t_{pv}	Output data valid	SCL	GPIO7 to GPIO0	250	ns
t _{ps}	Input data setup time	GPIO port	SCL	0	ns
t _{ph}	Input data hold time	GPIO port	SCL	300	ns



7 Parameter Measurement Information



SDA LOAD CONFIGURATION



VOLTAGE WAVEFORMS


BYTE	DESCRIPTION
1	I ² C address
2	Input register port data

A. C_L includes probe and jig capacitance. t_{ocf} is measured with C_L of 10 pF or 400 pF. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_r/t_f \leq$ 30 ns. All parameters and waveforms are not applicable to all devices.


Figure 1. I²C Interface Load Circuit and Voltage Waveforms



Parameter Measurement Information (continued)



INTERRUPT LOAD CONFIGURATION




A. C_L includes probe and jig capacitance. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f/t_f \leq$ 30 ns. All parameters and waveforms are not applicable to all devices.


Figure 2. Interrupt Load Circuit and Voltage Waveforms




Parameter Measurement Information (continued)



GPIO-PORT LOAD CONFIGURATION



WRITE MODE $(R/\overline{W} = 0)$




NOTE: C_L includes probe and jig capacitance. t_{pv} is measured from $0.7 \times V_{CC}$ on SCL to 50% I/O (Pn) output. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_r/t_f \leq$ 30 ns. The outputs are measured one at a time, with one transition per measurement. All parameters and waveforms are not applicable to all devices.

Figure 3. GPIO-Port Load Circuit And Timing Waveforms




Parameter Measurement Information (continued)



SDA LOAD CONFIGURATION

GPIO-PORT LOAD CONFIGURATION



NOTE: C_L includes probe and jig capacitance. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_r/t_f \leq$ 30 ns. The outputs are measured one at a time, with one transition per measurement. I/Os are configured as inputs. All parameters and waveforms are not applicable to all devices.

Figure 4. Reset Load Circuits and Voltage Waveforms



8 Detailed Description

8.1 Overview

TCA7408 is an 8-bit I/O expander for the two-line bidirectional bus (I²C) and is designed to provide general-purpose remote I/O expansion through the I²C interface [serial clock (SCL) and serial data (SDA)].

The major benefit of this device is its wide V_{CC} range. It can operate from 1.65 V to 3.6 V on the GPIO-port side and 1.65 V to 5.5 V on the SDA/SCL side. This allows the TCA7408 to interface with next-generation microprocessors and microcontrollers on the SDA/SCL side, where supply levels are dropping down to conserve power.

The bidirectional voltage-level translation in the TCA7408 is provided through V_{CCI} . V_{CCI} should be connected to the V_{CC} of the external SCL/SDA lines. This indicates the V_{CC} level of the I^2C bus to the TCA7408. The voltage level on the GPIO-port of the TCA7408 is determined by V_{CCP} .

At power on, the I/Os are configured as inputs; however, the system master can enable the I/Os as either inputs or outputs by writing to the I/O direction bits. The data for each input or output is kept in the corresponding Input or Output register. All registers can be read by the system master.

The system master can reset the TCA7408 in the event of a timeout or other improper operation by asserting a low in the RESET input. The power-on reset (POR) puts the registers in their default state and initializes the I²C/SMBus state machine. The RESET pin causes the same reset/initialization to occur without de-powering the part. The system master can also execute a software reset by asserting bit B0 HIGH in register 01h. The POR and hardware reset events will reset the state machine and the registers to the default state. A software reset only resets the registers to the default state and does not reset the state machine. In addition, the watch dog timer only resets the state machine.

The TCA7408 open-drain interrupt ($\overline{\text{INT}}$) output is activated when any GPIO set as an input has a transition to the state opposite of that in the Input Default State (09h) register and the corresponding bit in the Interrupt Mask register (11h) is set to 0. It is used to indicate to the system master that an input has changed to a predetermined state. $\overline{\text{INT}}$ is also activated after either a hardware reset or software reset. Watch dog timer does not activate the $\overline{\text{INT}}$ pin.


INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate through the I²C bus. Thus, the TCA7408 can remain a simple slave device.

One hardware pin (ADDR) can be used to program the I²C address and allow up to two devices to share the same I²C bus or SMBus.

The integrated watchdog timer resets the I^2C state machine in the event the SDA is internally held low, after 200 ms (nominal). This reset does not reset the registers as they retain their previous value.



8.2 Functional Block Diagram



On power up or reset, all registers return to default values.

Figure 5. Simplified Logic Diagram (Positive Logic)



8.3 Feature Description

Table 1. Voltage Translation

V _{CCI} (SCL AND SDA OF I ² C MASTER) (V)	V _{CCP} (GPIO-PORT) (V)
1.8	1.8
1.8	2.5
1.8	3.3
2.5	1.8
2.5	2.5
2.5	3.3
3.3	1.8
3.3	2.5
3.3	3.3
5	1.8
5	2.5
5	3.3

8.3.1 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input.

If the I/O is configured as an output, Q1 or Q2 is enabled depending on the state of the Output Port Register. In this case, there are low impedance paths between the I/O pin and either V_{CCP} or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

Q4 is turned on at power-on to enable the pull-down resistor. Q3 and Q4 are enabled accordingly to the Pull-up or Pull-down Select Register and the Pull-up or Pull-down Enable Register.

When the GPIO-port is set as an output the input buffers are disabled such that the bus is allowed to float.

8.3.2 Device Address

The address of the device is shown below in Table 2. Setting ADDR pin to GND (0) results in B[3:1] bits set as 011, and setting ADDR pin to V_{CCI} (1) results in B[3:1] bits set as 100.

Table 2. Address Reference

ADDR			I ² C BUS SLAVE ADDRESS						
ADDR	В7	В6	B5	B4	В3	B2	B1	В0	I C BUS SLAVE ADDRESS
0	1	0	0	0	0	1	1	0 (W)	134 (decimal), 86(h)
0	1	0	0	0	0	1	1	1 (R)	135 (decimal), 87(h)
1	1	0	0	0	1	0	0	0 (W)	136 (decimal), 88(h)
1	1	0	0	0	1	0	0	1 (R)	137 (decimal), 89(h)

The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

8.3.3 Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus master sends a command byte, which is stored in the Control Register in the TCA7408. Five bits of this data byte state the operation (read or write) and the internal registers that will be affected. This register can be written or read through the I²C bus. The command byte is sent only during a write transmission.



8.3.4 Auto Increment Mode

An automatic increment feature as been added to the control register for block writes. The master can write to all 10 registers with 1 command byte being sent initially. In auto-increment mode the last five bits of the command byte are automatically incremented after the byte is written and the next data byte is stored in the corresponding register. Registers are written in the order shown in the *Register Map* section. Writes attempted to read only registers do not change the value in the register.

If B7 = 0, all the data bytes are written to or read from the register defined by B4 through B0 in a non-incremented fashion. B6 and B5 should always be 0.




Figure 6. Example I²C Transaction with Auto increment Functionality Explained

8.3.5 Reset (RESET) Input

The $\overline{\text{RESET}}$ input can be asserted to initialize the system while keeping V_{CCP} at its operating level. A reset can be accomplished by holding the $\overline{\text{RESET}}$ pin low for a minimum of t_W . The TCA7408 registers and $I^2C/SMBus$ state machine are changed to their default state once $\overline{\text{RESET}}$ is low (0). Only when $\overline{\text{RESET}}$ is high (1), GPIO registers can be accessed by the I^2C pin. This input requires a pull-up resistor to V_{CCI} , if no active connection is used.

8.3.6 Interrupt (INT) Output

An interrupt is generated by a rising or falling edge of the port inputs in the input mode. After time t_{iv} , the signal INT is valid. Resetting the interrupt circuit is achieved by reading the Interrupt Status Register. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal. Each change of the I/Os after resetting is detected and is transmitted as $\overline{\text{INT}}$. The values in the interrupt status register are sampled on the rising edge of SCL during the read address acknowledge. If an interrupt occurs before this event, it will be reflected in this register in the next read cycle. If an interrupt occurs very close to this event, it may be reflected in both the current and the next read cycle. At no point is a valid interrupt ever missed.

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the Input Default State Register.

The $\overline{\text{INT}}$ output has an open-drain structure and requires a pull-up resistor to V_{CCP} or V_{CCI} depending on the application. INT should be connected to the voltage source of the device that requires the interrupt information.



8.4 Device Functional Modes

8.4.1 Power-On Reset

When power (from 0 V) is applied to V_{CCP} , an internal power-on reset holds the TCA7408 in a reset condition until V_{CCP} has reached V_{POR} . At that time, the reset condition is released, and the TCA7408 registers and $I^2C/SMBus$ state machine initialize to their default states. After that, V_{CCP} must be lowered to below V_{PORF} and back up to the operating voltage for a power-reset cycle.

- During power up, if V_{CCI} ramps before V_{CCP}, a power on reset event occurs and the I²C registers are reset.
- If V_{CCP} ramps up before V_{CCI}, then the device will reset as if RESET = 0
- The device is reset regardless of which V_{CCx} ramps first.

8.5 Programming

8.5.1 I²C Interface

The bidirectional I^2C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to V_{CCI} through a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I²C communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output, while the SCL input is high. After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. The address (ADDR) input of the slave device must not be changed between the Start and the Stop conditions.

On the I²C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master.

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period. When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.




Figure 7. Definition of Start and Stop Conditions




Figure 8. Bit Transfer



Programming (continued)




Figure 9. Acknowledgment on I²C Bus

8.5.2 Bus Transactions

Data is exchanged between the master and TCA7408 through write and read commands.

8.5.2.1 Writes

Data is transmitted to the TCA7408 by sending the device address and setting the least significant bit (LSB) to a logic 0. The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission.




Figure 10. Write To Output State Register




Figure 11. Write To I/O Direction Register



Programming (continued)

8.5.2.2 Reads

The bus master first must send the TCA7408 address with the LSB set to a logic 0. The command byte is sent after the address and determines which register is accessed.

After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the TCA7408.

Data is clocked into the register on the rising edge of the ACK clock pulse.




Figure 12. Read From Register




Figure 13. Read From Input Status Register

Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 0Fh (read Input Status Register). This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from GPIO.



8.6 Register Map

		CONT	ROL RE	GISTER	BITS			COMMAND	REGISTER	PROTOCOL	POWER-UP
В7	В6	B5	B4	В3	B2	B1	В0	BYTE (HEX)	REGISTER	PROTOCOL	DEFAULT
Al	0	0	0	0	0	0	1	01h	Device ID and Control	Read (B7-B1) Write (B0)	0100 0010
Al	0	0	0	0	0	1	1	03h	I/O Direction	Read/write byte	0000 0000
Al	0	0	0	0	1	0	1	05h	Output State	Read/write byte	0000 0000
Al	0	0	0	0	1	1	1	07h	Output High-Impedance	Read/write byte	1111 1111
Al	0	0	0	1	0	0	1	09h	Input Default State	Read/write byte	0000 0000
Al	0	0	0	1	0	1	1	0Bh	Pull-up/down Enable	Read/write byte	1111 1111
Al	0	0	0	1	1	0	1	0Dh	Pull-up/down Select	Read/write byte	0000 0000
Al	0	0	0	1	1	1	1	0Fh	Input Status	Read byte	XXXX XXXX
Al	0	0	1	0	0	0	1	11h	Interrupt Mask	Read/write byte	0000 0000
Al	0	0	1	0	0	1	1	13h	Interrupt Status	Read byte	0000 0000

8.6.1 Register Descriptions

8.6.1.1 Register 01h – Device ID and Control

The Device ID and Control register contains the manufacturer ID and firmware revision. The Control register indicates whether the device has been reset and the default values have been set.

- The Reset Interrupt is set B1 = 1 when the device is either reset by the RESET pin, a power on reset, or software reset.
- Reset Interrupt is then cleared after being read by the master.
- Writing to B7 B1 has no effect on these bits in the register.
- A software reset is issued when the master writes B0=1.
- When reading from B0, the value read will always be 0.

BIT	B7	B6 B5		B4	В3	B2	B1	В0
DESCRIPTION	N	/lanufacturer I	D	Fi	rmware Revisi	ion	Reset Interrupt	Software Reset
DEFAULT	0	1	0	0	0	0	1	0

8.6.1.2 Register 03h - I/O Direction

The I/O Direction Register configures the direction of the I/O pins.

- If a bit in this register is set to 0, the corresponding port pin is enabled as an input
- If a bit in this register is set to 1, the corresponding port pin is enabled as an output.
- When the port is set as an output the input buffers are disabled such that the bus can float.

BIT	B7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
DEFAULT	0	0	0	0	0	0	0	0

8.6.1.3 Register 05h – Output Port Register

The Output Port Register sets the outgoing logic levels of the pins defined as outputs.

- When Bx is set to 0, GPIOx = L
- When Bx is set to 1, GPIOx = H
- Bit values in this register have no effect on pins defined as inputs
- Reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual
 pin value.

BIT	B7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
DEFAULT	0	0	0	0	0	0	0	0



8.6.1.4 Register 07h - Output High-Impedance

The Output High-Impedance Register determines whether pins set as output are enabled or high-impedance

- When a bit in this register is set to 0, the corresponding GPIO-port output state follows register the output port register (05h).
- When a bit in this register is set to 1, the corresponding GPIO-port output is set to high-impedance.
- Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the
 value that is in the flip-flop controlling the output selection, not the actual pin value.

BIT	B7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
DEFAULT	1	1	1	1	1	1	1	1

8.6.1.5 Register 09h - Input Default State

The Input Default State Register sets the default state of the GPIO-port input for generating interrupts.

- When a bit in this register is set to 0, the default for the corresponding input is set to LOW
- When a bit in this register is set to 1, the default for the corresponding input is set to HIGH
- Bit values in this register have no effect on pins defined as outputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the default state, not the actual pin value.

BIT	B7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
DEFAULT	0	0	0	0	0	0	0	0

8.6.1.6 Register 0bh - Pull-Up/-Down Enable

The Pull-up/down Enable Register enables or disables the pull-up/down resistor on the GPIO-port as defined in the Pull-up/down Select Register (0Dh).

- When a bit in this register is set to 0, the pull-up/down on the corresponding GPIO is disabled.
- When a bit in this register is set to 1, the pull-up/down on the corresponding GPIO is enabled.

BIT	B7	B6	B5	B4	В3	B2	B1	В0
DESCRIPTION	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
DEFAULT	1	1	1	1	1	1	1	1

8.6.1.7 Register 0dh - Pull-Up/-Down Select

The Pull-up/down Select Register allows the user to select either a pull-up or pull-down on the GPIO-port. This register only selects the pull-up/down resistor on the GPIO-port, while the enabling/disabling is controlled by the Pull-up/down Enable Register (0Bh).

- When a bit in this register is set to 0, the pull-down on the corresponding GPIO is selected.
- When a bit in this register is set to 1, the pull-up on the corresponding GPIO is selected.

BIT	B7	B6	B5	B4	B3	B2	B1	В0
DESCRIPTION	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
DEFAULT	0	0	0	0	0	0	0	0



8.6.1.8 Register 0fh - Input Status Register

The Input Status Register reflects the incoming logic levels of the GPIOs set as inputs.

- The default value, X, is determined by the externally applied logic level.
- It only acts on read operation. Attempted writes to this register have no effect.
- For GPIOs set as outputs this register will read HIGH.

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
DEFAULT	X	X	X	X	Х	X	X	X

8.6.1.9 Register 11h – Interrupt Mask Register

The Interrupt Mask Register controls the generation of an interrupt to the INT pin when the GPIO-port input state changes state.

- When a bit in this register is set to 0, an interrupt generated by the interrupt status register causes the INT pin to be asserted LOW.
- When a bit in this register is set to 1, the interrupt for the corresponding GPIO is disabled. The corresponding bit in the Interrupt Status Register (13h) will still be asserted.
- INT is not affected when GPIO-port is defined as outputs.

BIT	В7	В6	B6 B5		В3	B2	B1	В0	
DESCRIPTION	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0	
DEFAULT	0	0	0	0	0	0	0	0	

8.6.1.10 Register 13h - Interrupt Status Register

The Interrupt Status Register bit is asserted when the bit changes to a value opposite to the default value defined in the Input Default State Register (09h).

- This bit is cleared and the INT pin is de-asserted upon read of this register.
- The input must be asserted back to the default state before this bit is set again.
- · If the GPIO-port pin is defined as an output, this bit is never set.
- · Attempted writes to this register, have no effect.

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
DEFAULT	0	0	0	0	0	0	0	0



9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

Figure 14 shows an application in which the TCA7408 is used.

9.2 Typical Application



- (1) The SCL and SDA pins must be tied directly to VCCI because if SCL and SDA are tied to an auxiliary power supply that could be powered on while VCCI is powered off, then the supply current, ICC, will increase as a result.
- A. Device address is configured as 86(h) or 87(h) for this example (depending on R/W bit).
- B. GPIO0, GPIO2, and GPIO3 are configured as outputs.
- C. GPIO1, GPIO4, and GPIO5 are configured as inputs.
- D. GPIO6 and GPIO7 are not used.

Figure 14. Application schematic example of TCA7408



Typical Application (continued)

9.2.1 Design Requirements

9.2.1.1 Minimizing I_{CC} When I/Os Control LEDs

When the I/Os are used to control LEDs, normally they are connected to V_{CC} through a resistor as shown in Figure 14. For a P-port configured as an input, I_{CC} increases as V_I becomes lower than V_{CC} . The LED is a diode, with threshold voltage V_T , and when a P-port is configured as an input the LED will be off but V_I is a V_T drop below V_{CC} .

For battery-powered applications, it is essential that the voltage of P-ports controlling LEDs is greater than or equal to V_{CC} when the P-ports are configured as input to minimize current consumption. Figure 15 shows a high-value resistor in parallel with the LED. Figure 16 shows V_{CC} less than the LED supply voltage by at least V_T . Both of these methods maintain the I/O V_I at or above V_{CC} and prevents additional supply current consumption when the P-port is configured as an input and the LED is off.




Figure 15. High-Value Resistor in Parallel With LED




Figure 16. Device Supplied by a Lower Voltage

Copyright © 2011–2018, Texas Instruments Incorporated

Product Folder Links: *TCA7408*



Typical Application (continued)

9.2.2 Detailed Design Procedure

The pull-up resistors, R_P , for the SCL and SDA lines need to be selected appropriately and take into consideration the total capacitance of all slaves on the I^2C bus. The minimum pull-up resistance is a function of V_{CC} , $V_{OL,(max)}$, and I_{OL} :


$$R_{p(min)} = \frac{V_{CC} - V_{OL(max)}}{I_{OL}}$$
(1)

The maximum pull-up resistance is a function of the maximum rise time, t_r (300 ns for fast-mode operation, f_{SCL} = 400 kHz) and bus capacitance, C_b :

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b}$$
(2)

The maximum bus capacitance for an I^2C bus must not exceed 400 pF for standard-mode or fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA7408, C_i for SCL or C_{io} for SDA, the capacitance of wires/connections/traces, and the capacitance of additional slaves on the bus.

9.2.3 Application Curves





10 Power Supply Recommendations

10.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCA7408 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in the figures below:




Figure 19. V_{CC} is Lowered Below 0.2 V or 0 V and then Ramped Up to V_{CC}




Figure 20. V_{CC} is Lowered Below the POR Threshold, then Ramped Back Up to V_{CC}

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (t_{GW}) and height (t_{GH}) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 21 provides more information on how to measure these specifications.



Figure 21. Glitch Width And Glitch Height

 V_{PORR} is the voltage level at which the reset condition is released and all the registers and the I²C/SMBus state machine are initialized to their default states. The value of V_{POR} differs based on the V_{CC} being lowered to or from 0 (V_{PORR} , V_{PORF}). Figure 22 provides more details on this specification.

TEXAS INSTRUMENTS

Power-On Reset Requirements (continued)




Figure 22. Waveform describing V_{CC} voltage level at which power-on-reset (POR) occurs

The table below specifies the performance of the power-on reset feature for TCA7408 for both types of power-on reset.

10.2 Recommended Supply Sequencing and Ramp Rates at $T_A = 25^{\circ}C^{(1)}$

	PARAMETER	MIN	TYP	MAX	UNIT
t _{FT}	Fall rate	1		100	ms
t _{RT}	Rise rate	0.1		100	ms
t _{RR_GND}	Time to re-ramp (when V _{CC} drops to GND)	40			μS
t _{RR_POR50}	Time to re-ramp (when V _{CC} drops to V _{POR_MIN} – 50 mV)	40			μS
V _{CC_GH}	Level that V_{CCP} can glitch down to, but not cause a functional disruption when V_{CCX_GW} = 1 μs			1.2	V
t_{GW}	Glitch width that will not cause a functional disruption when $V_{CCX_GH} = 0.5 \times V_{CCx}$			10	μS

(1) Not tested. Specified by design.



11 Layout

11.1 Layout Guidelines

For printed circuit board (PCB) layout of the TCA7408, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I²C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCCI and VCCP pins, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors should be placed as close to the TCA7408 as possible. These best practices are shown in Figure 23.

For the layout example provided in Figure 23, it would be possible to fabricate a PCB with only 2 layers by using the top layer for signal routing and the bottom layer as a split plane for power (VCCI, VCCP) and ground (GND); however, a 4 layer board is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to $V_{\rm CC}$ or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, but this technique is not demonstrated in Figure 23.

11.2 Layout Example




Figure 23. TCA7408 Layout Example



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

21-May-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TCA7408ZSZR	LIFEBUY	uCSP	ZSZ	16	2500	Green (RoHS & no Sb/Br)	SN98.5/AG1/CU0.5	Level-2-260C-1 YEAR	-40 to 85	ZUQ	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Apr-2018

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA7408ZSZR	uCSP	ZSZ	16	2500	330.0	8.4	2.18	2.18	0.7	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Apr-2018




*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TCA7408ZSZR	uCSP	ZSZ	16	2500	338.1	338.1	20.6	

ZSZ (S-uCSP-N16)

MicrostarCSP™



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- This drawing is subject to change without notice. MicrostarCSP™ configuration. В.
- D. This is a PB-free solder ball design.

MicrostarCSP is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated