

High-Side Reverse Bias / Reverse Polarity Protector with Integrated Over Voltage Transient Suppression

FR014H5JZ

Description

Reverse bias is an increasingly common fault event that may be generated by user error, improperly installed batteries, automotive environments, erroneous connections to third-party chargers, negative "hot plug" transients, inductive transients, and readily available negatively biased rouge USB chargers.

onsemi circuit protection is proud to offer a new type of reverse bias protection devices. The FR devices are low resistance, series switches that, in the event of a reverse bias condition, shut off power and block the negative voltage to help protect downstream circuits.

The FR devices are optimized for the application to offer best in class reverse bias protection and voltage capabilities while minimizing size, series voltage drop, and normal operating power consumption.

In the event of a reverse bias application, FR014H5JZ devices effectively provide a full voltage block and can easily protect -0.3 V rated silicon.

From a power perspective, in normal bias, a 14 m Ω FR device in a 1.5 A application will generate only 21 mV of voltage drop or 32 mW of power loss. In reverse bias, FR devices dissipate less then 20 μ W in a 16 V reverse bias event. This type of performance is not possible with a diode solution.

Benefits extend beyond the device. Due to low power dissipation, not only is the device small, but heat sinking requirements and cost can be minimized as well.


Features

- Up to -30 V Reverse-Bias Protection
- Nano Seconds of Reverse-Bias Blocking Response Time
- +32 V 24-Hour "Withstand" Rating
- 14 mΩ Typical Series Resistance at 5 V
- Integrated TVS Over Voltage Suppression
- MLP 3.3 x 3.3 Package Size
- USB Tested and Compatible
- This Device is Pb-Free, Halide Free and is RoHS Compliant

Applications

- USB 1.0, 2.0 and 3.0 Devices
- USB Charging
- Mobile Devices
- Mobile Medical
- POS Systems
- Toys





Top

Bottom

WDFN8 3.3 x 3.3, 0.65P (MLP 3.3 x 3.3) CASE 511DR

MARKING DIAGRAM

o \$Y&Z&2&K 14H

\$Y = Logo

&Z = Assembly Plant Code

&2 = 2-Digit Date Code

&K = 2-Digits Lot Run Traceability Code

14H = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 11 of this data sheet.

Applications (Continued)

- Any DC Barrel Jack Powered Device
- Any DC Devices subject to Negative Hot Plug or Inductive Transients
- Automotive Peripherals
- Any DC Barrel Jack Powered Device
- Any DC Devices subject to Negative Hot Plug or Inductive Transients

DIAGRAMS




Figure 1. Block Diagram

Figure 2. Typical Schematic

PIN CONFIGURATION




Figure 3. Pin Assignments

PIN DEFINITIONS

Name	Pin	Description
POS	5, 6, 7, 8	The positive terminal of the power source. Current flows into this pin during normal operation.
CTL	4	The control pin of the device. A negative voltage to the POS pin turns the switch on and a positive voltage turns the switch to a high-impedance state.
NEG	1, 2, 3	The positive terminal of the load circuit to be protected. Current flows out of this pin during normal operation.

ABSOLUTE MAXIMUM RATINGS (Values are at T_A = 25°C unless otherwise noted)

Symbol	Parameter				Value	Unit	
V+ _{MAX_OP}	Steady–State Normal Operating Voltage between POS and CTL Pins (V_{IN} = V+ $_{MAX_OP}$, I_{IN} = 1.5 A, Switch On)				+25	V	
V+ ₂₄	24–Hour Normal Operating Voltage Withstand Capability between POS and CTL Pins $(V_{IN} = V_{24}, I_{IN} = 1.5 \text{ A}, \text{Switch On})$ (Note 1)				+32]	
V- _{MAX_OP}	Steady–State Reverse Bias Standoff Voltage between POS and CTL Pins (V _{IN} = V- _{MAX_OP})					1	
I _{IN}	Input Current	ut Current V _{IN} = 5 V, Continuous (Note 2) (See Figure 4)			8	Α	
TJ	Operating Junction Ter	perating Junction Temperature				°C	
P _D	Power Dissipation		T _C = 25°C	36	W		
			T _A = 25°C (Note 2) (See I	2.3	1		
I _{DIODE_CONT}	Steady–State Diode Continuous Forward Current from POS to NEG (Note 2) (See Figure 4)				2	Α	
I _{DIODE_PULSE}	Pulsed Diode Forward	sed Diode Forward Current from POS to NEG (300 µs Pulse) (Note 2) (See Figure 5)					
ESD	Electrostatic	Human Body Model, JESD22-A114			8	kV	
	Discharge Capability	Charged Device Model, JESD22-C101			2		
		System Model, IEC61000-4-2	NEG is Shorted to CTL and Connected to GND	Contact	8		
				Air	15]	
			No External Connection	Contact	3		
			between NEG and CTL	Air	4		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. The V₊₂₄ rating is NOT a survival guarantee. It is a statistically calculated survivability reference point taken on qualification devices, where the predicted failure rate is less than 0.01% at the specified voltage for 24 hours. It is intended to indicate the device's ability to withstand transient events that exceed the recommended operating voltage rating. Specification is based on qualification devices tested using accelerated destructive testing at higher voltages, as well as production pulse testing at the V₊₂₄ level. Production device field life results may vary. Results are also subject to variation based on implementation, environmental considerations, and circuit dynamics. Systems should never be designed with the intent to normally operate at V₊₂₄ levels. Contact onsemi for additional information.
- The device power dissipation and thermal resistance (R_θ) are characterized with device mounted on the following FR4 printed circuit boards, as shown in Figure 4 and Figure 5.




Figure 4. 1 Square Inch of 2-ounce Copper



Figure 5. Minimum Pads of 2-ounce Copper

THERMAL CHARACTERISTICS

	Symbol	Parameter	Value	Unit
Ī	$R_{ heta JC}$	Thermal Resistance, Junction to Case	3.4	°C/W
	$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 2) (See Figure 4)	50	

ELECTRICAL CHARACTERISTICS (Values are at $T_A = 25$ °C unless otherwise noted)

Symbol	Parameter		Test Condition	Min	Тур	Max	Unit
POSITIVE BIA	S CHARACTERISTICS				-	•	•
R _{ON}	Device Resistance, Switch	n On	V _{IN} = +4 V, I _{IN} = 1.5 A	-	18	23	mΩ
			V _{IN} = +5 V, I _{IN} = 1.5 A	-	14	19	
			V _{IN} = +5 V, I _{IN} = 1.5 A, T _J = 125°C	-	20	-	
			V _{IN} = +12 V, I _{IN} = 1.5 A	-	11	14	1
V _{ON}	Input Voltage, V _{IN} , at whic V _{POS} , Reaches a Certain Current		$I_{IN} = 100 \text{ mA}, V_{POS} - V_{NEG} = 50 \text{ mV},$ $V_{CTL} = 0 \text{ V}$	2.0	2.4	3.0	V
ΔV_{ON} / ΔT_{J}	Temperature Coefficient o	f V _{ON}		-	-3.52	-	mV/°C
V _F	Diode Forward Voltage		$V_{CTL} = V_{NEG}$, $I_{DIODE} = 0.1$ A, Pulse width < 300 μs	0.57	0.63	0.70	V
I _{BIAS}	Bias Current Flowing into Normal Bias Operation	POS Pin During	V _{POS} = 5 V, V _{CTL} = 0 V, No Load	-	30	-	nA
NEGATIVE BIA	AS CHARACTERISTICS				-	•	•
V- MAX_OP	Reverse Bias Breakdown Voltage		$I_{IN} = -250 \mu A, V_{CTL} = V_{NEG} = 0 V$	-	-	-30	V
ΔV - $_{ ext{MAX_OP}}$ / $\Delta T_{ ext{J}}$	Reverse Bias Breakdown Voltage Temperature Coefficient			-	22.5	-	mV/°C
l–	Leakage Current from NEG to POS in Reverse–Bias Condition		$V_{POS} = -20 \text{ V}, V_{CTL} = V_{NEG} = 0 \text{ V}$	-	1	-	μΑ
t _{RN}	Time to Respond to Nega	tive Bias Condition	V_{CTL} = 5 V, V_{POS} = 0 V, C_{LOAD} = 10 μ F, Reverse Bias Startup Inrush Current = 0.2 A	-	-	50	ns
INTEGRATED	TVS PERFORMANCE						
V_{Z}	Breakdown Voltage @ I _T		I _T = 1 mA, 300 μs Pulse	28.5	30	31.2	V
I _R	Leakage Current from NEG to CTL		V _{NEG} = +25 V, V _{CTL} = 0 V	-	1.5	10	μΑ
			V _{NEG} = -25 V, V _{CTL} = 0 V	-	-1.5	-10	
I _{PPM}	Max Pulse Current from NEG to CTL	IEC61000-4-5 8x20 μs Pulse	V _{NEG} > V _{CTL}	-	-	0.8	Α
			V _{NEG} < V _{CTL}	-	-	-0.9	
V _C	Clamping Voltage form		V _{NEG} > V _{CTL}	1	34	-	V
	NEG to CTL at I _{PPM}		V _{NEG} < V _{CTL}	1	-34	-	
DYNAMIC CH	ARACTERISTICS						
C _I	Input Capacitance between	n POS and CTL	$V_{IN} = -5 \text{ V}, V_{CTL} = V_{NEG} = 0 \text{ V},$	-	2440	-	pF
Cs	Switch Capacitance between POS and NEG Output Capacitance between NEG and CTL		f = 1 MHz	-	564	-	
CO				-	2526	-	
R _C	Control Internal Resistance	е		-	3.6	-	Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified.)




Figure 6. Switch On Resistance vs. Switch Current




Figure 7. Minimum Input Voltage to Turn On Switch vs. Current at 50 mV Switch Voltage Drop




Figure 8. Effective Switch Resistance R_{SW} vs. Input Voltage V_{IN}




Figure 9. Switch On Resistance vs. Junction Temperature at 0.1 A




Figure 10. Switch On Resistance vs. Junction Temperature at 1.5 A




Figure 11. Single-Pulse Maximum Power vs. Time

TYPICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified.) (Continued)




Figure 12. Startup Diode Current vs. Forward Voltage

APPLICATION TEST CONFIGURATIONS




Figure 13. Typical Application Circuit for USB Applications




Figure 14. Startup Test Circuit – Normal Bias with FR014H5JZ

APPLICATION TEST CONFIGURATIONS (Continued)




Figure 15. Startup Test Circuit – Reverse Bias with FR014H5JZ




Figure 16. Startup Test Circuit – without FR014H5JZ

TYPICAL APPLICATION WAVEFORMS (Typical USB3.0 conditions)




Figure 17. Normal Bias Startup Waveform, DC Power Source = 5 V, C_1 = 100 μ F, C_2 = 10 μ F, R_1 = R_2 = 10 $k\Omega$, R_3 = 27 Ω




Figure 18. Reverse Bias Startup Waveform, DC Power Source = 5 V, C_1 = 100 μ F, C_2 = 10 μ F, R_1 = R_2 = 10 $k\Omega$, R_3 = 27 Ω

TYPICAL APPLICATION WAVEFORMS (Typical USB3.0 conditions)




Figure 19. Startup Waveform without FR014H5JZ, DC Power Source = 5 V, C_1 = 100 μ F, C_2 = 10 μ F, R_1 = R_2 = 10 $k\Omega$, R_3 = 27 Ω

APPLICATION INFORMATION

Figure 17 shows the voltage and current waveforms when a virtual USB3.0 device is connected to a 5 V source. A USB application allows a maximum source output capacitance of C_1 = 120 μF and a maximum device–side input capacitance of C_2 = 10 μF plus a maximum load (minimum resistance) of R_3 = 27 Ω . C_1 = 100 μF , C_2 = 10 μF and R_3 = 27 Ω were used for testing.

When the DC power source is connected to the circuit (refer to Figure 13), the built—in startup diode initially conducts the current such that the USB device powers up. Due to the initial diode voltage drop, the FR014H5JZ effectively reduces the peak inrush current of a hot plug event. Under these test conditions, the input inrush current reaches about 6 A peak. While the current flows, the input voltage increases. The speed of this input voltage increase depends on the time constant formed by the load resistance R₃ and load capacitance C₂. The larger the time constant, the slower the input voltage increase. As the input voltage approaches a level equal to the protector's turn—on voltage, V_{ON}, the protector turns on and operates in Low—Resistance Mode as defined by V_{IN} and operating current I_{IN}.

In the event of a negative transient, or when the DC power source is reversely connected to the circuit, the device blocks the flow of current and holds off the voltage, thereby protecting the USB device. Figure 18 shows the voltage and

current waveforms when a virtual USB3.0 device is reversely biased; the output voltage is near 0 and response time is less than 50 ns.

Figure 19 shows the voltage and current waveforms when no reverse bias protection is implemented. In Figure 17, while the reverse bias protector is present, the input voltage, V_{IN} , and the output voltage, V_{O} , are separated and look different. When this reverse bias protector is removed, V_{IN} and V_{O} merge, as shown in Figure 19 as V_{IN} . This V_{IN} is also the voltage applied to the load circuit. It can be seen that, with reverse bias protection, the voltage applied to the load and the current flowing into the load look very much the same as without reverse bias protection.

Benefits of Reverse Bias Protection

The most important benefit is to prevent accidently reverse—biased voltage from damaging the USB load. Another benefit is that the peak startup inrush current can be reduced. How fast the input voltage rises, the input/output capacitance, the input voltage, and how heavy the load is determine how much the inrush current can be reduced. In a 5 V USB application, for example, the inrush current can be 5% - 20% less with different input voltage rising rate and other factors. This can offer a system designer the option of increasing C_2 while keeping "effective" USB device capacitance down.

ORDERING INFORMATION

Part Number	Top Mark	Package	Reel	Таре	Shipping [†]
FR014H5JZ	14H	8-Lead, Molded Leadless Package (MLP), Dual, 3.3 mm Square (Pb-Free. Halide Free)	13-inch	12 mm	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






DATE 02 FEB 2022

NOTES:

- A. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- B. SEATING PLANE IS DEFINED BY TERMINAL TIPS ONLY
- C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH PROTRUSIONS NOR GATE BURRS. MOLD FLASH PROTRUSION OR GATE BURR DOES NOT EXCEED 0.150MM.


DIM	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.70	0.75	0.80	
A1	0.00	ı	0.05	
А3	0.15	0.20	0.25	
b	0.27	0.32	0.37	
D	3.20	3.30	3.40	
D1	3.10	3.20	3.30	
D3	2.17	2.27	2.37	
Е	3.20	3.30	3.40	
E1	2.90	3.00	3.10	
E2	1.95	2.05	2.15	
E3	0.15	0.20	0.25	
E4	0.30	0.40	0.50	
E5	0.40 REF			
е	0.65 BSC			
L	0.30	0.40	0.50	
θ	0°	-	12°	




RECOMMENDED LAND PATTERN

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

○ 0.10 C 2X В E1 PIN1 □ 0.10 C IDENT TOP VIEW





BOTTOM VIEW

GENERIC MARKING DIAGRAM*

XXXX AYWW= XXXX = Specific Device Code = Assembly Location = Year = Work Week WW

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13650G	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	
DESCRIPTION:	WDFN8 3.3x3.3. 0.65P	•	PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer p

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative